









MSP430FR4133, MSP430FR4132, MSP430FR4131

SLAS865F - OCTOBER 2014 - REVISED DECEMBER 2021

MSP430FR413x Mixed-Signal Microcontrollers

1 Features

- Embedded microcontroller
 - 16-bit RISC architecture up to 16 MHz
 - Wide supply voltage range from 3.6 V down to 1.8 V (minimum supply voltage is restricted by SVS levels, see the Section 8.12.1.1)
- Optimized low-power modes (at 3 V)
 - Active mode: 126 μA/MHz
 - Standby mode: <1 µA with real-time clock (RTC) counter and liquid crystal display (LCD)
 - Shutdown (LPM4.5): 15 nA
- High-performance analog
 - 10-channel 10-bit analog-to-digital converter (ADC)
 - Internal 1.5-V reference
 - Sample-and-hold 200 ksps
 - Low-power LCD driver
 - Supports up to 4×36- or 8×32-segment LCD configuration
 - On-chip charge pump to keep LCD active in standby mode (LPM3.5)
 - Each LCD pin software configurable as SEG or COM
 - Contrast control from 2.6 V to 3.5 V by 0.06-V steps
- Low-power ferroelectric RAM (FRAM)
 - Up to 15.5KB of nonvolatile memory
 - Built-in error correction code (ECC)
 - Configurable write protection
 - Unified memory of program, constants, and storage
 - 10¹⁵ write cycle endurance
 - Radiation resistant and nonmagnetic
- Intelligent digital peripherals
 - IR modulation logic
 - Two 16-bit timers with three capture/compare registers each (Timer A3)
 - One 16-bit counter-only RTC counter
 - 16-bit cyclic redundancy checker (CRC)
- Enhanced serial communications
 - Enhanced USCI A (eUSCI A) supports UART, IrDA, and SPI
 - Enhanced USCI B (eUSCI_B) supports SPI and I²C

- Clock system (CS)
 - On-chip 32-kHz RC oscillator (REFO)
 - On-chip 16-MHz digitally controlled oscillator (DCO) with frequency-locked loop (FLL)
 - ±1% accuracy with on-chip reference at room temperature
 - On-chip very low-frequency 10-kHz oscillator (VLO)
 - On-chip high-frequency modulation oscillator clock (MODCLK)
 - External 32-kHz crystal oscillator (XT1)
 - Programmable MCLK prescalar of 1 to 128
 - SMCLK derived from MCLK with programmable prescalar of 1, 2, 4, or 8
- General input/output and pin functionality
 - 60 I/Os on 64-pin package
 - 16 interrupt pins (P1 and P2) can wake MCU from LPMs
 - All I/Os are capacitive touch I/O
- Development tools and software
 - Development kits (MSP-EXP430FR4133) LaunchPad™ development kit and MSP-TS430PM64D target development board)
 - Free software (MSP430Ware[™] software)
- Family members (also see Section 6)
 - MSP430FR4133: 15KB of program FRAM + 512B of information FRAM + 2KB of RAM
 - MSP430FR4132: 8KB of program FRAM + 512B of information FRAM + 1KB of RAM
 - MSP430FR4131: 4KB of program FRAM + 512B of information FRAM + 512B of RAM
- Package options
 - 64 pin: LQFP (PM)
 - 56 pin: TSSOP (G56)
 - 48 pin: TSSOP (G48)

2 Applications

- Remote controls
- **Thermostats**
- Water meters
- Heat meters
- Gas meters
- One-time password tokens
- Blood glucose monitors
- Blood pressure monitors

3 Description

MSP430FR41xx ultra-low-power (ULP) microcontroller family supports low-cost LCD applications that benefit from an integrated 10-bit ADC such as remote controls, thermostats, smart meters, blood glucose monitors, and blood pressure monitors. The MCUs feature a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device



to wake up from low-power modes to active mode in less than 10 µs. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications.

The MSP430[™] FRAM microcontroller platform combines uniquely embedded ferroelectric random access memory (FRAM) and a holistic ultra-low-power system architecture, allowing system designers to increase performance while lowering energy consumption. FRAM technology combines the low-energy fast writes, flexibility, and endurance of RAM with the nonvolatile behavior of flash.

MSP430FR41x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get your design started quickly. Development kits for the MSP430FR41xx include the MSP-EXP430FR4133 LaunchPad™ development kit and the MSP-TS430PM64D 64-pin target development board. TI also provides free MSP430Ware™ software, which is available as a component of Code Composer Studio™ IDE desktop and cloud versions within TI Resource Explorer. MSP430 MCUs are also supported by extensive online collateral, such as our housekeeping example series, MSP Academy training, and online support through the TI E2E™ support forums.

For complete module descriptions, see the MSP430FR4xx and MSP430FR2xx Family User's Guide.

Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE(2)
MSP430FR4133IPM	LQFP (64)	10 mm × 10 mm
MSP430FR4133IG56	TSSOP (56)	14 mm × 6.1 mm
MSP430FR4133IG48	TSSOP (48)	12.5 mm × 6.1 mm

- (1) For the most current part, package, and ordering information, see the *Package Option Addendum* in Section 12, or see the TI website at www.ti.com.
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 12.



4 Functional Block Diagram

Figure 4-1 shows the functional block diagram.




Figure 4-1. Functional Block Diagram

- The device has one main power pair of DVCC and DVSS that supplies both digital and analog modules. Recommended bypass and decouple capacitors are 4.7 μ F to 10 μ F and 0.1 μ F, respectively, with $\pm 5\%$ accuracy.
- P1 and P2 feature the pin-interrupt function and can wake the MCU from LPM3.5.
- Each Timer_A3 has three CC registers, but only the CCR1 and CCR2 are externally connected. CCR0 registers can only be used for internal period timing and interrupt generation.
- In LPM3.5, the RTC counter and the LCD can be functional while the rest of peripherals are off.
- All I/Os can be configured as Capacitive Touch I/Os.



Table of Contents

1 Features	1 9 Detailed Description3	7
2 Applications		
3 Description		7
4 Functional Block Diagram		
5 Revision History		
6 Device Comparison		
6.1 Related Products		0
7 Terminal Configuration and Functions		
7.1 Pin Diagrams		
7.2 Signal Descriptions1		1
7.3 Pin Multiplexing1	· · · · · · · · · · · · · · · · · · ·	
7.4 Connection of Unused Pins1		
8 Specifications1	•	6
8.1 Absolute Maximum Ratings1		
8.2 ESD Ratings1		
8.3 Recommended Operating Conditions1	5 10.2 Peripheral- and Interface-Specific Design	
8.4 Active Mode Supply Current Into V _{CC} Excluding	Information8	0
External Current1	6 10.3 Typical Applications84	4
8.5 Active Mode Supply Current Per MHz1		
8.6 Low-Power Mode LPM0 Supply Currents Into	11.1 Getting Started8	
V _{CC} Excluding External Current1		
8.7 Low-Power Mode LPM3, LPM4 Supply Currents	11.3 Tools and Software8	6
(Into V _{CC}) Excluding External Current1	7 11.4 Documentation Support 8	8
8.8 Low-Power Mode LPMx.5 Supply Currents (Into	11.5 Support Resources8	
V _{CC}) Excluding External Current1		
8.9 Typical Characteristics, Low-Power Mode	11.7 Electrostatic Discharge Caution9	0
Supply Currents1		
8.10 Current Consumption Per Module2		0
8.11 Thermal Characteristics2		
8.12 Timing and Switching Characteristics2		1



5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from revision E to revision F

Changes from December 9, 2019 to December 8, 2021	Page
 Updated the numbering format for tables, figures, and cross references throughout Added Section 10.2.3.1 Generate Accurate PWM Using Internal Oscillator 	
Changes from revision D to revision E	
Changes from January 22, 2019 to December 9, 2019	Page
 Changed the note that begins "Supply voltage changes faster than 0.2 V/µs can tri 	
Section 8.3, Recommended Operating Conditions	
Added the note that begins "TI recommends that power to the DVCC pin must not."	
Section 8.3, Recommended Operating Conditions	
• Changed the note that begins "A capacitor tolerance of ±20% or better is required.	
Recommended Operating Conditions	
 Added the note "See MSP430 32-kHz Crystal Oscillators for details on crystal sect Section 8.12.3.1, XT1 Crystal Oscillator (Low Frequency) 	
 Changed the note that begins "Requires external capacitors at both terminals" in 	
Crystal Oscillator (Low Frequency)	23
Added the t _(int) parameter in Section 8.12.4.1, Digital Inputs	26
 Added the t_{TA cap}parameter in Section 8.12.5.1, Timer_A 	27
 Corrected the test conditions for the R_{I,MUX} parameter in Section 8.12.7.1, ADC, Personal Control of the Section 8.12.7.1, ADC, Personal Control of the Section 8.12.7.1. 	
 Range Conditions Added the note that begins "t_{Sample} = In(2ⁿ⁺¹) × T" in Section 8.12.7.2, ADC, 10-E 	33 Pit Timing Parameters 33
Ohan maa frans mariaian Oha mariaian D	
Changes from revision C to revision D	
Changes from August 30, 2018 to January 21, 2019	Page
Throughout the document, changed Modulation Oscillator (MODOSC) to Modulation	
(MODCLK)	
Added "or memory corruption" in table that starts "Stresses beyond those listed" Maximum Ratings	
 Added note of VLO clock frequency shift in LPM3 and LPM4 mode in Section 8.12 	
Power Low-Frequency Oscillator (VLO)	•
 Changed from R_I to R_{I,MUX} in Section 8.12.7.1, ADC, Power Supply and Input Range 	
 Added R_{I,Misc} TYP value 34kΩ in Section 8.12.7.1, ADC, Power Supply and Input I 	
 Removed ADCDIV from the conversion time formula because ADCCLK is after div 	•
ADC, 10-Bit Timing Parameters	
 Added formula for R_I calculation in Section 8.12.7.2, ADC, 10-Bit Timing Paramete 	
 Remove description of "±3°C" in table note that starts "The device descriptor struct ADC, 10-Bit Linearity Parameters 	
Add "10b" for ADCSSEL bit in Table 9-6, Clock Distribution	
Added "Clock Distribution Block Diagram" in Section 9.9.2, Clock System (CS) and	
 Corrected bitfield from IRDSEL to IRDSSEL in Section 9.9.8, Timers (Timer0_A3, 	
description that starts "The interconnection of Timer0_A3 and"	
 Corrected the ADCINCHx column heading in Table 9-12, ADC Channel Connection 	
Added word "Sensor" in Table 9-27, Device Descriptors	
Added word "Sensor" in Table 9-27, Device Descriptors	67



Changes from revision B to revision C

Ch	anges from August 15, 2015 to August 29, 2018	Page
•	Editorial changes and additional information in Section 1, Features, Section 2, Applications, and Section	3,
	Description	1
	Updated Section 6.1, Related Products	
•	Added note to V _{SVSH-} and V _{SVSH+} parameters in Section 8.12.1.1, PMM, SVS and BOR	21
•	Changed all instances of "bootstrap loader" to "bootloader"	39
•	Updates to text and figure in Section 11.2, Device Nomenclature	85
Ch	anges from revision A to revision B	
Ch	anges from December 20, 2014 to August 14, 2015	Page
•	Changed "Standby Mode" current consumption from 770 nA to 1 µA	1
	Added Section 8.2, ESD Ratings	
	Added I _{LPM3.5. LCD. CP} TYP values at –40°C (0.90 μA) and at 85°C (1.27 μA)	
	Added the paragraph that starts "The graphs in this section"	
	Changed all graphs in Section 8.9, <i>Typical Characteristics, Low-Power Mode Supply Currents</i> , for new measurements	
	Added V _{REF, 1.2V} parameter to Section 8.12.1.1, PMM, SVS and BOR	
	Changed t _{STE,LEAD} MIN value at 2 V from 40 ns to 50 ns	30
	Changed t _{STE, LEAD} MIN value at 3 V from 24 ns to 45 ns	
	Changed t _{VALID.SO} MAX value at 2 V from 55 ns to 65 ns	
	Changed t _{VALID,SO} MAX value at 3 V from 30 ns to 40 ns	
	Changed f _{ADCOSC} TYP value from 4.5 MHz to 5.0 MHz	
	In Table 9-1, Operating Modes, changed the entry for "Power Consumption at 25°C, 3 V" in AM from	
	100 μA/MHz to 126 μA/MHz	37
•	In Table 9-1, Operating Modes, added "with RTC only" to the entry for "Power Consumption at 25°C, 3 V LPM3.5	" in
	In Table 9-2, Interrupt Sources, Flags, and Vectors, removed "FRAM access time error" (ACCTEIFG) fro	
	the "System NMI" row	
	In Table 9-8, System Module Interrupt Vector Registers, changed the interrupt event in the SYSSNIV row	
	a VALUE of 06h from "ACCTEIFG access time error" to "Reserved"	
	In Table 9-27, Device Descriptors, added note to "CRC value"	
	The rable 3-27, Device Descriptors, added note to SixO value	
Ch	anges from initial release to revision A	
		Page
	Moved T _{stg} to <i>Absolute Maximum Ratings</i> table and added note (3)	15
	Changed link to BSL user's guide in Section 9.4	
•	Changed the values of ADC Calibration Tag and ADC Calibration Length in the ADC Calibration row	
	Added Calibration Tag, Calibration Length, and 1.5-V Reference in the Reference and DCO Calibration r	
•	Added row for BSL memory to Table 9-28	68



6 Device Comparison

Table 6-1 summarizes the features of the available family members.

Table 6-1. Device Comparison

Table 6-1. Device Companson										
DEVICE ⁽¹⁾ (2)	PROGRAM FRAM + INFORMATION FRAM (BYTES)	SRAM (BYTES)	TA0, TA1	eUSCI_A	eUSCI_B	10-BIT ADC CHANNELS	LCD SEGMENTS	I/O	PACKAGE TYPE	
MSP430FR4133IPM	15360 + 512	2048	3 × CCR ⁽³⁾	1	1	10	4 × 36 8 × 32	60	64 PM (LQFP)	
MSP430FR4132IPM	8192 + 512	1024	3 × CCR ⁽³⁾	1	1	10	4 × 36 8 × 32	60	64 PM (LQFP)	
MSP430FR4131IPM	4096 + 512	512	3 × CCR ⁽³⁾	1	1	10	4 × 36 8 × 32	60	64 PM (LQFP)	
MSP430FR4133IG56	15360 + 512	2048	3 × CCR ⁽³⁾	1	1	8	4 × 30 8 × 26	52	56 DGG (TSSOP56)	
MSP430FR4132IG56	8192 + 512	1024	3 × CCR ⁽³⁾	1	1	8	4 × 30 8 × 26	52	56 DGG (TSSOP56)	
MSP430FR4131IG56	4096 + 512	512	3 × CCR ⁽³⁾	1	1	8	4 × 30 8 × 26	52	56 DGG (TSSOP56)	
MSP430FR4133IG48	15360 + 512	2048	3 × CCR ⁽³⁾	1	1	8	4 × 24 8 × 20	44	48 DGG (TSSOP48)	
MSP430FR4132IG48	8192 + 512	1024	3 × CCR ⁽³⁾	1	1	8	4 × 24 8 × 20	44	48 DGG (TSSOP48)	
MSP430FR4131IG48	4096 + 512	512	3 × CCR ⁽³⁾	1	1	8	4 × 24 8 × 20	44	48 DGG (TSSOP48)	

⁽¹⁾ For the most current device, package, and ordering information, see the Package Option Addendum in Section 12, or see the TI website at www.ti.com.

6.1 Related Products

For information about other devices in this family of products or related products, see the following links.

TI 16-bit and 32-bit microcontrollers

High-performance, low-power solutions to enable the autonomous future

Products for MSP430 ultra-low-power sensing and measurement microcontrollers

One platform. One ecosystem. Endless possibilities.

Reference designs for MSP430FR4133

Find reference designs leveraging the best in TI technology – from analog and power management to embedded processors

⁽²⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/

⁽³⁾ A CCR register is a configurable register that provides internal and external capture or compare inputs, or internal and external PWM outputs.



7 Terminal Configuration and Functions

7.1 Pin Diagrams

Figure 7-1 shows the pinout of the 64-pin PM package.




Figure 7-1. 64-Pin PM (LQFP) (Top View)



Figure 7-2 shows the pinout of the 56-pin DGG package.




Figure 7-2. 56-Pin DGG (TSSOP) (Top View)



Figure 7-3 shows the pinout of the 48-pin DGG package.




Figure 7-3. 48-Pin DGG (TSSOP) Designation



7.2 Signal Descriptions

Section 7.2 describes the signals for all device variants and package options.

Table 7-1. Signal Descriptions

TERMI	NAL				lai Descriptions
NAME	PAC	KAGE SU	IFFIX	1/0	DESCRIPTION
NAME	PM	G56	G48		
P4.7/R13	1	7	7	I/O	General-purpose I/O Input/output port of third most positive analog LCD voltage V4
P4.6/R23	2	8	8	I/O	General-purpose I/O Input/output port of second most positive analog LCD voltage V2
P4.5/R33	3	9	9	I/O	General-purpose I/O Input/output port of first most positive analog LCD voltage V1
P4.4/LCDCAP1	4	10	10	I/O	General-purpose I/O LCD charge pump external port connecting to LCDCAP0 pin by 0.1-μF capacitor
P4.3/LCDCAP0	5	11	11	I/O	General-purpose I/O LCD charge pump external port connecting to LCDCAP1 pin by 0.1-μF capacitor
P4.2/XOUT	6	12	12	I/O	General-purpose I/O Output terminal for crystal oscillator
P4.1/XIN	7	13	13	I/O	General-purpose I/O Input terminal for crystal oscillator
DVSS	8	14	14		Power ground
DVCC	9	15	15		Power supply
RST/NMI/SBWTDIO	10	16	16	I/O	Reset input active low Nonmaskable interrupt input Spy-Bi-Wire data input/output
TEST/SBWTCK	11	17	17	I	Test Mode pin – selected digital I/O on JTAG pins Spy-Bi-Wire input clock
P4.0/TA1.1	12	18	18	I/O	General-purpose I/O Timer TA1 CCR1 capture: CCI1A input, compare: Out1 outputs
P8.3/TA1.2 ⁽¹⁾	13	19	-	I/O	General-purpose I/O Timer TA1 CCR2 capture: CCI2A input, compare: Out2 outputs
P8.2/TA1CLK ⁽¹⁾	14	20	-	I/O	General-purpose I/O Timer clock input TACLK for TA1
P8.1/ACLK/A9 ⁽¹⁾	15	_		I/O	General-purpose I/O ACLK output Analog input A9
P8.0/SMCLK/A8 ⁽¹⁾	16	_	_	I/O	General-purpose I/O SMCLK output Analog input A8
P1.7/TA0.1/TDO/A7	17	21	19	I/O	General-purpose I/O ⁽²⁾ Timer TA0 CCR1 capture: CCl1A input, compare: Out1 outputs Test data output Analog input A7
P1.6/TA0.2/TDI/TCLK/A6	18	22	20	I/O	General-purpose I/O ⁽²⁾ Timer TA0 CCR2 capture: CCI2A input, compare: Out2 outputs Test data input or test clock input Analog input A6
P1.5/TA0CLK/TMS/A5	19	23	21	I/O	General-purpose I/O ⁽²⁾ Timer clock input TACLK for TA0 Test mode select Analog input A5
P1.4/MCLK/TCK/A4/VREF+	20	24	22	I/O	General-purpose I/O ⁽²⁾ MCLK output Test clock Analog input A4 Output of positive reference voltage with ground as reference
P1.3/UCA0STE/A3	21	25	23	I/O	General-purpose I/O eUSCI_A0 SPI slave transmit enable Analog input A3



Table 7-1. Signal Descriptions (continued)

TERMINAL					
NAME	PACKAGE SUFFIX		1/0	DESCRIPTION	
	PM	G56	G48		
P1.2/UCA0CLK/A2	22	26	24	I/O	General-purpose I/O eUSCI_A0 SPI clock input/output Analog input A2
P1.1/UCA0RXD/UCA0SOMI/ A1/ Veref+	23	27	25	I/O	General-purpose I/O eUSCI_A0 UART receive data eUSCI_A0 SPI slave out/master in Analog input A1, and ADC positive reference
P1.0/UCA0TXD/UCA0SIMO/ A0/ Veref-	24	28	26	I/O	General-purpose I/O eUSCI_A0 UART transmit data eUSCI_A0 SPI slave in/master out Analog input A0, and ADC negative reference
P5.7/L39 ⁽¹⁾	25	_	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P5.6/L38 ⁽¹⁾	26	_	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P5.5/L37 ⁽¹⁾	27	29	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P5.4/L36 ⁽¹⁾	28	30	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P5.3/UCB0SOMI/UCB0SCL/L35	29	31	27	I/O	General-purpose I/O eUSCI_B0 SPI slave out/master in; eUSCI_B0 I2C clock LCD drive pin; either segment or common output
P5.2/UCB0SIMO/UCB0SDA/L34	30	32	28	I/O	General-purpose I/O eUSCI_B0 SPI slave in/master out; eUSCI_B0 I2C data LCD drive pin; either segment or common output
P5.1/UCB0CLK/L33	31	33	29	I/O	General-purpose I/O eUSCI_B0 clock input/output LCD drive pin; either segment or common output
P5.0/UCB0STE/L32	32	34	30	I/O	General-purpose I/O eUSCI_B0 slave transmit enable LCD drive pin; either segment or common output
P2.7/L31	33	35	31	I/O	General-purpose I/O LCD drive pin; either segment or common output
P2.6/L30	34	36	32	I/O	General-purpose I/O LCD drive pin; either segment or common output
P2.5/L29	35	37	33	I/O	General-purpose I/O LCD drive pin; either segment or common output
P2.4/L28	36	38	34	I/O	General-purpose I/O LCD drive pin; either segment or common output
P2.3/L27	37	39	35	I/O	General-purpose I/O LCD drive pin; either segment or common output
P2.2/L26	38	40	36	I/O	General-purpose I/O LCD drive pin; either segment or common output
P2.1/L25	39	41	37	I/O	General-purpose I/O LCD drive pin; either segment or common output
P2.0/L24	40	42	38	I/O	General-purpose I/O LCD drive pin; either segment or common output
P6.7/L23 ⁽¹⁾	41	-	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P6.6/L22 ⁽¹⁾	42	-	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P6.5/L21 ⁽¹⁾	43	43	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P6.4/L20 ⁽¹⁾	44	44	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P6.3/L19	45	45	39	I/O	General-purpose I/O LCD drive pin; either segment or common output
P6.2/L18	46	46	40	I/O	General-purpose I/O LCD drive pin; either segment or common output

Table 7-1. Signal Descriptions (continued)

TERI	MINAL				
NAME	PAC	KAGE SU	IFFIX	1/0	DESCRIPTION
NAME	PM	G56	G48		
P6.1/L17	47	47	41	I/O	General-purpose I/O LCD drive pin; either segment or common output
P6.0/L16	48	48	42	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.7/L15	49	49	43	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.6/L14	50	50	44	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.5/L13	51	51	45	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.4/L12	52	52	46	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.3/L11	53	53	47	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.2/L10	54	54	48	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.1/L9	55	55	1	I/O	General-purpose I/O LCD drive pin; either segment or common output
P3.0/L8	56	56	2	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.7/L7 ⁽¹⁾	57	-	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.6/L6 ⁽¹⁾	58	-	_	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.5/L5 ⁽¹⁾	59	1	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.4/L4 ⁽¹⁾	60	2	-	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.3/L3	61	3	3	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.2/L2	62	4	4	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.1/L1	63	5	5	I/O	General-purpose I/O LCD drive pin; either segment or common output
P7.0/L0	64	6	6	I/O	General-purpose I/O LCD drive pin; either segment or common output

⁽¹⁾ Any pin that is not bonded out in a smaller package must be initialized by software after reset to achieve the lowest leakage current.

7.3 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see Section 9.9.13.

⁽²⁾ Because this pin is multiplexed with the JTAG function, TI recommends disabling the pin interrupt function while in JTAG debug to prevent collisions.



7.4 Connection of Unused Pins

Table 7-2 shows the correct termination of unused pins.

Table 7-2. Connection of Unused Pins

PIN ⁽¹⁾	POTENTIAL	COMMENT
Px.0 to Px.7	Open	Switched to port function, output direction (PxDIR.n = 1)
RST/NMI	DVCC	47-kΩ pullup or internal pullup selected with 10-nF (1.1-nF) pulldown ⁽²⁾
TEST	Open	This pin always has an internal pulldown enabled.

- (1) Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.
- (2) The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode with TI tools like FET interfaces or GANG programmers.



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Voltage applied at DVCC pin to V _{SS}	-0.3	4.1	V
Voltage applied to any pin ⁽²⁾	-0.3	V _{CC} + 0.3 (4.1 Max)	V
Diode current at any device pin		±2	mA
Maximum junction temperature, T _J		85	°C
Storage temperature, T _{stg} ⁽³⁾	-40	125	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage or memory corruption to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

8.3 Recommended Operating Conditions

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage applied at DVCC pin ⁽¹⁾ (2) (3)		1.8 ⁽⁶⁾		3.6	V
V _{SS}	Supply voltage applied at DVSS pin	, , , ,				
T _A	Operating free-air temperature	-40		85	°C	
TJ	Operating junction temperature	-40		85	°C	
C _{DVCC}	Recommended capacitor at DVCC ⁽⁵⁾	4.7	10		μF	
f	Processor frequency (maximum MCLK frequency) ⁽⁶⁾ (4)	No FRAM wait states (NWAITSx = 0)	0		8	MHz
t _{SYSTEM} Processo	Processor frequency (maximum work frequency)	With FRAM wait states (NWAITSx = 1) ⁽⁷⁾	0		16 ⁽⁸⁾	IVITZ
f _{ACLK}	Maximum ACLK frequency			40	kHz	
f _{SMCLK}	Maximum SMCLK frequency				16 ⁽⁸⁾	MHz

- (1) Supply voltage changes faster than 0.2 V/μs can trigger a BOR reset even within the recommended supply voltage range. Following the data sheet recommendation for capacitor C_{DVCC} limits the slopes accordingly.
- (2) Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.
- (3) TI recommends that power to the DVCC pin must not exceed the limits specified in *Recommended Operating Conditions*. Exceeding the specified limits can cause malfunction of the device including erroneous writes to RAM and FRAM.
- (4) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
- (5) A capacitor tolerance of ±20% or better is required. A low-ESR ceramic capacitor of 100 nF (minimum) should be placed as close as possible (within a few millimeters) to the respective pin pair.
- (6) The minimum supply voltage is defined by the SVS levels. See the SVS threshold parameters in Section 8.12.1.1.
- (7) Wait states only occur on actual FRAM accesses (that is, on FRAM cache misses). RAM and peripheral accesses are always executed without wait states.
- (8) If clock sources such as HF crystals or the DCO with frequencies >16 MHz are used, the clock must be divided in the clock system to comply with this operating condition.



8.4 Active Mode Supply Current Into V_{CC} Excluding External Current

See (1)

			Frequency (f _{MCLK} = f _{SMCLK})						
PARAMETER	EXECUTION MEMORY	TEST CONDITIONS	1 MHz 0 WAIT STATES (NWAITSx = 0)		8 MHz 0 WAIT STATES (NWAITSx = 0)		16 MHz 1 WAIT STATE (NWAITSx = 1)		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
(0%)	FRAM 0% cache hit ratio	3 V, 25°C	504		2874		3156	3700	
I _{AM, FRAM} (0%)		3 V, 85°C	516		2919		3205		μA
1 (100%)	FRAM	3 V, 25°C	209		633		1056	1298	
I _{AM, FRAM} (100%)	100% cache hit ratio	3 V, 85°C	217		647		1074		μA
I _{AM, RAM} ⁽²⁾	RAM	3 V, 25°C	231		809		1450		μΑ

All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current. Characterized with program executing typical data processing.

8.5 Active Mode Supply Current Per MHz

 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
	((I _{AM, 75% cache hit rate} at 8 MHz) – (I _{AM, 75% cache hit rate} at 1 MHz)) / 7 MHz	126	μΑ/MHz

⁽¹⁾ All peripherals are turned on in default settings.

8.6 Low-Power Mode LPM0 Supply Currents Into V_{CC} Excluding External Current

 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}^{(1)}$ (2)

			FREQUENCY (f _{SMCLK})						
PARAMETER		V _{cc}	1 MHz		8 MHz		16 MHz		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
	Low-power mode LPM0 supply current	2 V	158		307		415		μA
I _{LPM0} Low-pow	Low-power mode Lrivio supply current	3 V	169		318		427		μΑ

⁽¹⁾ All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

f_{ACLK} = 32786 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} at specified frequency Program and data entirely reside in FRAM. All execution is from FRAM.

⁽²⁾ Program and data reside entirely in RAM. All execution is from RAM. No access to FRAM.

⁽²⁾ Current for watchdog timer clocked by SMCLK included. f_{ACLK} = 32786 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} at specified frequency.



8.7 Low-Power Mode LPM3, LPM4 Supply Currents (Into V_{CC}) Excluding External Current

	PARAMETER	V	–40°C		25°C		85°C		UNIT
	PARAMETER	V _{cc}	TYP	MAX	TYP	MAX	TYP	MAX	UNIT
1	Low-power mode 3, includes SVS ⁽²⁾ (3) (4)	3 V	1.13		1.31	1.99	3.00		
I _{LPM3,XT1}	Low-power mode 3, includes 373(777)	2 V	1.06		1.21		2.94		μA
I _{LPM3,VLO}	Low-power mode 3, VLO, excludes SVS ⁽⁵⁾	3 V	0.92		1.00	1.75	2.89		
	Low-power mode 3, VLO, excludes 3V3	2 V	0.86		1.00		2.75		μA
I _{LPM3, LCD, CP}	Low-power mode 3, LCD, excludes SVS ⁽⁶⁾	3 V	1.07		1.25		3.04		μΑ
I _{LPM3, RTC}	Low-power mode 3, RTC, excludes SVS ⁽⁷⁾	3 V	1.08		1.25		3.04		μΑ
	Low-power mode 4. includes SVS	3 V	0.65		0.75		1.88		
LPM4, SVS	Low-power mode 4, includes 5V5	2 V	0.63		0.73		1.85		μΑ
I _{LPM4}	Low-power mode 4, excludes SVS	3 V	0.51		0.58		1.51		
		2 V	0.50		0.57		1.49		μA

- (1) All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current
- (2) Not applicable for devices with HF crystal oscillator only.
- (3) Characterized with a Golledge MS1V-TK/I 32.768KHZ crystal with a load capacitance chosen to closely match the required load.
- Low-power mode 3, includes SVS test conditions:

 Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1).

 CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

 fyta = 32768 Hz, fact k = fyta, fact k = femal k = 0 MHz
- f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 MHz

 (5) **Low-power mode 3, VLO, excludes SVS** test conditions:

 Current for watchdog timer clocked by VLO included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0).

 CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

 f_{XT1} = 0 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz
- (6) LCD works in LPM3 if internal charge pump and V_{REF} switch mode are enabled. LCD driver pins are configured as 4 × 36 at 32-Hz frame frequency with external 32768-Hz clock source.
- (7) RTC periodically wakes up every second with external 32768-Hz as source.



8.8 Low-Power Mode LPMx.5 Supply Currents (Into V_{CC}) Excluding External Current

	PARAMETER	V _{cc}	–40°C		25°C		85°C		UNIT
	FARAMETER	V CC	TYP	MAX	TYP	MAX	TYP	MAX	UNII
I _{LPM3.5} , XT1	Low-power mode 3.5, includes SVS ⁽¹⁾ (2) (3) (also see Figure 8-3)	3 V	0.71		0.77	1.25	1.06	2.06	
		2 V	0.66		0.70		0.95		μΑ
I _{LPM3.5} , LCD, CP	Low-power mode 3.5, excludes SVS ⁽⁶⁾	3 V	0.90		0.94		1.27		μΑ
	Low-power mode 4.5, includes SVS ⁽⁴⁾	3 V	0.23		0.25	0.375	0.32	0.43	
ILPM4.5, SVS		2 V	0.20		0.20		0.24		μΑ
	Low power mode 4.5, evaluates SVS(5)	3 V	0.010		0.015	0.070	0.073	0.140	
ILPM4.5	Low-power mode 4.5, excludes SVS ⁽⁵⁾	2 V	0.008		0.013		0.060		μA

- (1) Not applicable for devices with HF crystal oscillator only.
- (2) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance chosen to closely match the required load.
- (3) **Low-power mode 3.5, includes SVS** test conditions:

 Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.

 PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
- f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 MHz **Low-power mode 4.5, includes SVS** test conditions:


 Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.

 PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5), f_{XT1} = 0 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz
- (5) Low-power mode 4.5, excludes SVS test conditions: Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5), f_{XT1} = 0 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz
- (6) LCD works in LPM3.5 if the internal charge pump and VREF switch mode are enabled. The LCD driver pins are configured as 4x36 at 32-Hz frame frequency with an external 32768-Hz clock source.



8.9 Typical Characteristics, Low-Power Mode Supply Currents

The graphs in this section show only board-level test result on a small number of samples. A MS1V-T1K crystal from Micro-Crystal was populated for 32-kHz clock generation. LCD is configured in 4xCOM mode without LCD panel populated.





8.10 Current Consumption Per Module

MODULE	TEST CONDITIONS	REFERENCE CLOCK	TYP	UNIT
Timer_A		Module input clock	5	μΑ/MHz
eUSCI_A	UART mode	Module input clock	7	μA/MHz
eUSCI_A	SPI mode	Module input clock	5	μA/MHz
eUSCI_B	SPI mode	Module input clock	5	μA/MHz
eUSCI_B	I ² C mode, 100 kbaud	Module input clock	5	μΑ/MHz
RTC		32 kHz	85	nA
CRC	From start to end of operation	MCLK	8.5	μΑ/MHz

8.11 Thermal Characteristics

	PARAMETER		VALUE	UNIT
θ_{JA}	Junction-to-ambient thermal resistance, still air ⁽¹⁾		61.7	°C/W
θ _{JC, (TOP)}	Junction-to-case (top) thermal resistance ⁽²⁾		25.4	°C/W
θ_{JB}	Junction-to-board thermal resistance ⁽³⁾	LQFP-64 (PM)	32.7	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter		32.4	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		2.5	°C/W
θ_{JA}	Junction-to-ambient thermal resistance, still air((1)		62.4	°C/W
θ _{JC, (TOP)}	Junction-to-case (top) thermal resistance ⁽²⁾		18.7	°C/W
θ_{JB}	Junction-to-board thermal resistance ⁽³⁾	TSSOP-56 (DGG56)	31.4	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter		31.1	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		0.8	°C/W
θ_{JA}	Junction-to-ambient thermal resistance, still air(1)		68.9	°C/W
θ _{JC, (TOP)}	Junction-to-case (top) thermal resistance ⁽²⁾		23	°C/W
θ_{JB}	Junction-to-board thermal resistance ⁽³⁾	TSSOP-48 (DGG48)	35.8	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter		35.3	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		1.1	°C/W

⁽¹⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

⁽²⁾ The junction-to-case (top) thermal resistance is obtained by simulating a cold place test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

⁽³⁾ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold place fixture to control the PCB temperature, as described in JESD51-8.



8.12 Timing and Switching Characteristics

8.12.1 Power Supply Sequencing

Figure 8-5 shows the power cycle, SVS, and BOR reset conditions.




Figure 8-5. Power Cycle, SVS, and BOR Reset Conditions

Section 8.12.1.1 lists the characteristics of the SVS and BOR.

8.12.1.1 PMM, SVS and BOR

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BOR, safe}	Safe BOR power-down level ⁽¹⁾		0.1			V
t _{BOR, safe}	Safe BOR reset delay ⁽²⁾		10			ms
I _{SVSH,AM}	SVS _H current consumption, active mode	V _{CC} = 3.6 V			1.5	μΑ
I _{SVSH,LPM}	SVS _H current consumption, low-power modes	V _{CC} = 3.6 V		240		nA
V _{SVSH-}	SVS _H power-down level ⁽⁴⁾		1.71	1.81	1.87	V
V _{SVSH+}	SVS _H power-up level ⁽⁴⁾		1.76	1.88	1.99	V
V _{SVSH_hys}	SVS _H hysteresis			70		mV
t _{PD,SVSH, AM}	SVS _H propagation delay, active mode				10	μs
t _{PD,SVSH, LPM}	SVS _H propagation delay, low-power modes				100	μs
V _{REF, 1.2V}	1.2-V REF voltage ⁽³⁾		1.158	1.20	1.242	V

- (1) A safe BOR can be correctly generated only if DVCC drops below this voltage before it rises.
- (2) When an BOR occurs, a safe BOR can be correctly generated only if DVCC is kept low longer than this period before it reaches V_{SVSH+}.
- (3) This is a characterized result with external 1-mA load to ground from -40°C to 85°C.
- (4) For additional information, see the Dynamic Voltage Scaling Power Solution for MSP430 Devices With Single-Channel LDO reference design.



8.12.2 Reset Timing

Section 8.12.2.1 lists the device wake-up times.

8.12.2.1 Wake-up Times From Low-Power Modes and Reset

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
twake-up fram	Additional wake-up time to activate the FRAM in AM if previously disabled by the FRAM controller or from a LPM if immediate activation is selected for wake-up ⁽¹⁾		3 V		10		μs
t _{WAKE-UP} LPM0	Wake-up time from LPM0 to active mode (1)		3 V			200 ns + 2.5/f _{DCO}	
t _{WAKE-UP} LPM3	Wake-up time from LPM3 to active mode (2)		3 V		10		μs
t _{WAKE-UP LPM4}	Wake-up time from LPM4 to active mode		3 V		10		μs
t _{WAKE-UP} LPM3.5	Wake-up time from LPM3.5 to active mode (2)		3 V		350		μs
	Wake up time from LDM4 E to petite made (2)	SVSHE = 1	3 V		350		μs
t _{WAKE-UP} LPM4.5	Wake-up time from LPM4.5 to active mode (2)	SVSHE = 0	3 V		1		ms
t _{WAKE-UP-RESET}	Wake-up time from $\overline{\text{RST}}$ or BOR event to active mode $^{(2)}$		3 V		1		ms
t _{RESET}	Pulse duration required at RST/NMI pin to accept a reset		3 V	2			μs

⁽¹⁾ The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge.

⁽²⁾ The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.



8.12.3 Clock Specifications

Section 8.12.3.1 lists the characteristics of XT1.

8.12.3.1 XT1 Crystal Oscillator (Low Frequency)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{XT1, LF}	XT1 oscillator crystal, low frequency	LFXTBYPASS = 0			32768		Hz
DC _{XT1, LF}	XT1 oscillator LF duty cycle	Measured at MCLK, f _{LFXT} = 32768 Hz		30%		70%	
f _{XT1,SW}	XT1 oscillator logic-level square- wave input frequency	LFXTBYPASS = 1 ⁽³⁾ (4)			32768	·	Hz
DC _{XT1, SW}	LFXT oscillator logic-level square-wave input duty cycle	LFXTBYPASS = 1		40%		60%	
OA _{LFXT}	Oscillation allowance for LF crystals ⁽⁵⁾	LFXTBYPASS = 0, LFXTDRIVE = $\{3\}$, f_{LFXT} = 32768 Hz, $C_{L,eff}$ = 12.5 pF			200		kΩ
$C_{L,eff}$	Integrated effective load capacitance ⁽⁶⁾	See ⁽⁷⁾			1		pF
t _{START,LFXT}	Start-up time ⁽⁹⁾	f_{OSC} = 32768 Hz, LFXTBYPASS = 0, LFXTDRIVE = {3}, T_A = 25°C, $C_{L,eff}$ = 12.5 pF			1000		ms
f _{Fault,LFXT}	Oscillator fault frequency (10)	XTS = 0 ⁽⁸⁾		0		3500	Hz

- (1) To improve EMI on the LFXT oscillator, the following guidelines should be observed.
 - · Keep the trace between the device and the crystal as short as possible.
 - · Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - · Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - · If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) See MSP430 32-kHz Crystal Oscillators for details on crystal section, layout, and testing.
- (3) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger inputs section of this data sheet. Duty cycle requirements are defined by DC_{LFXT, SW}.
- (4) Maximum frequency of operation of the entire device cannot be exceeded.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
 - For LFXTDRIVE = {0}, C_{L.eff} = 3.7 pF.
 - For LFXTDRIVE = {1}, 6 pF \leq C_{L,eff} \leq 9 pF.
 - For LFXTDRIVE = {2}, 6 pF ≤ C_{L,eff} ≤ 10 pF.
 - For LFXTDRIVE = {3}, 6 pF \leq C_{L,eff} \leq 12 pF.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
- (7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.
- (9) Includes startup counter of 1024 clock cycles.
- (10) Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX specification may set the flag. A static condition or stuck at fault condition sets the flag.



8.12.3.2 DCO FLL, Frequency

Over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	FLL lock frequency, 16 MHz, 25°C	Measured at MCLK, Internal	3 V	-1.0%	,	1.0%	
f _{DCO, FLL}	FLL lock frequency, 16 MHz, -40°C to 85°C	trimmed REFO as reference	3 V	-2.0%		2.0%	
DCO, FLL	FLL lock frequency, 16 MHz, -40°C to 85°C	Measured at MCLK, XT1 crystal as reference	3 V	-0.5%		0.5%	
f _{DUTY}	Duty cycle		3 V	40%	50%	60%	
Jitter _{cc}	Cycle-to-cycle jitter, 16 MHz	Measured at MCLK, XT1	3 V		0.25%		
Jitter _{long}	Long-term jitter, 16 MHz	crystal as reference	3 V	0.022%			
t _{FLL, lock}	FLL lock time		3 V		120		ms

Section 8.12.3.3 lists the characteristics of the REFO.

8.12.3.3 REFO

Over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	T _A = 25°C	3 V		15		μΑ
f	REFO calibrated frequency	Measured at MCLK	3 V		32768		Hz
T _{REFO}	REFO absolute calibrated tolerance	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	1.8 V to 3.6 V	-3.5%		+3.5%	
df _{REFO} /d _T	REFO frequency temperature drift	Measured at MCLK ⁽¹⁾	3 V		0.01		%/°C
df _{REFO} / d _{VCC}	REFO frequency supply voltage drift	Measured at MCLK at 25°C ⁽²⁾	1.8 V to 3.6 V		1		%/V
f_{DC}	REFO duty cycle	Measured at MCLK	1.8 V to 3.6 V	40%	50%	60%	
t _{START}	REFO startup time	40% to 60% duty cycle			50		μs

- (1) Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$
- (2) Calculated using the box method: (MAX(1.8 V to 3.6 V) MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V 1.8 V)

Section 8.12.3.4 lists the characteristics of the VLO.

8.12.3.4 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
f _{VLO}	VLO frequency	Measured at MCLK	3 V	10		kHz
df _{VLO} /d _T	VLO frequency temperature drift	Measured at MCLK ⁽¹⁾	3 V	0.5		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift	Measured at MCLK ⁽²⁾	1.8 V to 3.6 V	4		%/V
f _{VLO,DC}	Duty cycle	Measured at MCLK	3 V	50%		

- (1) Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$
- (2) Calculated using the box method: (MAX(1.8 V to 3.6 V) MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V 1.8 V)

Note

The VLO clock frequency is reduced by 15% (typical) when the device switches from active mode to LPM3 or LPM4, because the reference changes. This lower frequency is not a violation of the VLO specifications (see Section 8.12.3.4).



Section 8.12.3.5 lists the characteristics of the MODCLK.

8.12.3.5 Module Oscillator Clock (MODCLK)

	PARAMETER	V _{CC}	MIN	TYP	MAX	UNIT
f _{MODCLK}	MODCLK frequency	3 V	3.8	4.8	5.8	MHz
f _{MODCLK} /dT	MODCLK frequency temperature drift	3 V		0.102		%/°C
f _{MODCLK} /dV _{CC}	MODCLK frequency supply voltage drift	1.8 V to 3.6 V		1.02		%/V
f _{MODCLK,DC}	Duty cycle	3 V	40%	50%	60%	



8.12.4 Digital I/Os

Section 8.12.4.1 lists the characteristics of the digital inputs.

8.12.4.1 Digital Inputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
\/	Desitive going input threshold voltage		2 V	0.90		1.50	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.35		2.25	V
.,	No continuo di contra di c		2 V	0.50		1.10	V
V _{IT}	Negative-going input threshold voltage		3 V	0.75		1.65	V
.,	Input voltage hysteresis (V _{IT+} – V _{IT-})		2 V	0.3		0.8	V
V _{hys}			3 V	0.4		1.2	V
R _{Pull}	Pullup or pulldown resistor	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
C _{I,dig}	Input capacitance, digital only port pins	V _{IN} = V _{SS} or V _{CC}			3		pF
C _{I,ana}	Input capacitance, port pins with shared analog functions	V _{IN} = V _{SS} or V _{CC}			5		pF
I _{lkg(Px.y)}	High-impedance leakage current (also see ⁽¹⁾ and ⁽²⁾)		2 V, 3 V	-20		+20	nA
t _(int)	External interrupt timing (external trigger pulse duration to set interrupt flag) ⁽³⁾	Ports with interrupt capability (see block diagram and terminal function descriptions)	2 V, 3 V	50			ns

- (1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.
- (3) An external signal sets the interrupt flag every time the minimum interrupt pulse duration $t_{(int)}$ is met. It may be set by trigger signals shorter than $t_{(int)}$.

Section 8.12.4.2 lists the characteristics of the digital outputs.

8.12.4.2 Digital Outputs

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	High-level output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	2 V	1.4		2.0	V
V _{OH}	r ligh-level output voltage	$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	3 V	2.4		3.0	\ \ \
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 3 \text{ mA}^{(1)}$	2 V	0.0		0.60	V
		$I_{(OHmax)} = 5 \text{ mA}^{(1)}$	3 V	0.0		0.60	'
f	Clark output fraguency	C _L = 20 pF ⁽²⁾	2 V	16			MHz
f _{Port_CLK}	Clock output frequency	C _L = 20 μr (=)	3 V	16			IVII
4	Port output rise time, digital only port pins	C = 20 pE	2 V		10		no
t _{rise,dig}	Fort output rise time, digital only port pins	C _L = 20 pF	3 V		7		ns
4	Port output fall time, digital only port pins	C = 20 pE	2 V		10		ns
t _{fall,dig}		C _L = 20 pF	3 V		5		


⁽¹⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

⁽²⁾ The port can output frequencies at least up to the specified limit and might support higher frequencies.

Output Voltage



8.12.4.3 Digital I/O Typical Characteristics



8.12.5 Timer_A

Section 8.12.5.1 lists the operating frequency of Timer_A.

Output Voltage

8.12.5.1 Timer_A

PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
f _{TA} Timer_A input clock frequency	Internal: SMCLK, ACLK External: TACLK Duty cycle = 50% ±10%	2 V, 3 V	16	MHz
11-4 LIMER Δ CONTURE TIMING	All capture inputs, minimum pulse duration required for capture	2 V, 3 V	20	ns



8.12.6 eUSCI

Section 8.12.6.1 lists the operating conditions of the eUSCI in UART mode.

8.12.6.1 eUSCI (UART Mode) Operating Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, MODCLK External: UCLK Duty cycle = 50% ±10%	2 V, 3 V	16	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in Mbaud)		2 V, 3 V	5	MHz

Section 8.12.6.2 lists the switching characteristics of the eUSCI in UART mode.

8.12.6.2 eUSCI (UART Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
t _t		UCGLITx = 0		12	ns
	LIADT receive deglitch time (1)	UCGLITx = 1	2 V, 3 V	40	
	UART receive deglitch time ⁽¹⁾	UCGLITx = 2	2 V, 3 V	68	
		UCGLITx = 3		110	

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

Section 8.12.6.3 lists the operating conditions of the eUSCI in SPI master mode.

8.12.6.3 eUSCI (SPI Master Mode) Operating Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN I	MAX	UNIT
f _{eUSCI} eUSCI input clock frequency	Internal: SMCLK, MODCLK Duty cycle = 50% ±10%		8	MHz

Section 8.12.6.4 lists the switching characteristics of the eUSCI in SPI master mode.

8.12.6.4 eUSCI (SPI Master Mode) Switching Characteristics

	PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT	
t _{STE,LEAD}	STE lead time, STE active to clock	UCSTEM = 1, UCMODEx = 01 or 10		1		UCxCLK cycles	
t _{STE,LAG}	STE lag time, Last clock to STE inactive	UCSTEM = 1, UCMODEx = 01 or 10		1		UCxCLK cycles	
t _{SU,MI} SOM	SOMI input data setup time		2 V	45			
	SOMI Input data setup time		3 V	35		ns	
	001111111111111111111111111111111111111		2 V	0			
t _{HD,MI}	SOMI input data hold time		3 V	0		ns	
		UCLK edge to SIMO valid,	2 V		20		
t _{VALID,MO}	SIMO output data valid time ⁽²⁾	C _L = 20 pF	3 V		20	ns	
t _{HD,MO}	CIMO output data hald time(3)	C _L = 20 pF	2 V	0		- ns	
	SIMO output data hold time ⁽³⁾		3 V	0			

 $[\]begin{array}{ll} \text{(1)} & f_{\text{UCxCLK}} = 1/2t_{\text{LO/HI}} \text{ with } t_{\text{LO/HI}} = \text{max}(t_{\text{VALID,MO(eUSCI)}} + t_{\text{SU,SI(Slave)}}, t_{\text{SU,MI(eUSCI)}} + t_{\text{VALID,SO(Slave)}}) \\ & \text{For the slave parameters } t_{\text{SU,SI(Slave)}} \text{ and } t_{\text{VALID,SO(Slave)}} \text{ see the SPI parameters of the attached slave.} \\ \end{array}$

⁽²⁾ Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in Figure 8-10 and Figure 8-11.

(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 8-10 and Figure 8-11.




Figure 8-10. SPI Master Mode, CKPH = 0




Figure 8-11. SPI Master Mode, CKPH = 1



Section 8.12.6.5 lists the switching characteristics of the eUSCI in SPI slave mode.

8.12.6.5 eUSCI (SPI Slave Mode) Switching Characteristics

	PARAMETER	TEST CONDITIONS	Vcc	MIN	MAX	UNIT
+	STE load time. STE active to cleak		2 V	55		no
t _{STE,LEAD}	STE lead time, STE active to clock		3 V	45		ns
t	STE lag time, Last clock to STE inactive		2 V	20		ns
t _{STE,LAG}	STE lag little, Last Clock to STE Illactive		3 V	20		115
+	STE appear time. STE active to SOMI data out		2 V		65	no
t _{STE,ACC}	STE access time, STE active to SOMI data out		3 V		40	ns
4	STE disable time, STE inactive to SOMI high		2 V		40	ns
t _{STE,DIS}	impedance		3 V		35	115
+	SIMO input data setup time		2 V	4		ns
t _{SU,SI}	Silvio input data setup time		3 V	4		
	CIMO input data hald time		2 V	12		
t _{HD,SI}	SIMO input data hold time		3 V	12		ns
+	SOMI output data valid time ⁽²⁾	UCLK edge to SOMI valid,	2 V		65	no
t _{VALID,SO}	SOMI output data valle time	C _L = 20 pF	3 V		40	ns
+	SOMI output data hold time (3)	0 - 00 - 5	2 V	5		ns
t _{HD,SO}	SOMI output data hold time (3)	C _L = 20 pF	3 V	5		

⁽¹⁾ $f_{\text{UCxCLK}} = 1/2t_{\text{LO/HI}} \text{ with } t_{\text{LO/HI}} \geq \max(t_{\text{VALID,MO(Master})} + t_{\text{SU,SI(eUSCI)}}, t_{\text{SU,MI(Master})} + t_{\text{VALID,SO(eUSCI)}})$ For the master parameters $t_{\text{SU,MI(Master)}}$ and $t_{\text{VALID,MO(Master)}}$, see the SPI parameters of the attached master. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams

in Figure 8-12 and Figure 8-13.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 8-12 and Figure 8-13.






Figure 8-12. SPI Slave Mode, CKPH = 0




Figure 8-13. SPI Slave Mode, CKPH = 1

Section 8.12.6.6 lists the switching characteristics of the eUSCI in I²C mode.

8.12.6.6 eUSCI (I²C Mode) Switching Characteristics

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, MODCLK External: UCLK Duty cycle = 50% ±10%				16	MHz	
f _{SCL}	SCL clock frequency		2 V, 3 V	0		400	kHz	
+	Hold time (repeated) START	f _{SCL} = 100 kHz	2 V, 3 V	4.0			μs	
t _{HD,STA}	noid time (repeated) START	f _{SCL} > 100 kHz	2 V, 3 V	0.6				
+	Setup time for a repeated START	f _{SCL} = 100 kHz	2 V, 3 V	4.7				
t _{SU,STA}	Setup time for a repeated STAICI	f _{SCL} > 100 kHz	2 V, 3 V	0.6			- µs	
t _{HD,DAT}	Data hold time		2 V, 3 V	0			ns	
t _{SU,DAT}	Data setup time		2 V, 3 V	250			ns	
+	Catura tima a fara CTOD	f _{SCL} = 100 kHz	2 V, 3 V	4.0			μs	
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2 V, 3 V	0.6				
		UCGLITx = 0		50		600		
	Pulse duration of spikes suppressed by	UCGLITx = 1	2)/ 2)/	25		300		
t _{SP}	input filter	UCGLITx = 2	2 V, 3 V	12.5		150	- 1	
		UCGLITx = 3		6.3		75		
		UCCLTOx = 1			27		ms	
t _{TIMEOUT}	Clock low time-out	UCCLTOx = 2	2 V, 3 V		30			
		UCCLTOx = 3			33			




Figure 8-14. I²C Mode Timing



8.12.7 ADC

Section 8.12.7.1 lists the power supply and input conditions of the ADC.

8.12.7.1 ADC, Power Supply and Input Range Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
DV _{CC}	ADC supply voltage			2.0		3.6	V
V _(Ax)	Analog input voltage range	All ADC pins		0		DV _{CC}	V
Operating supply current into	f _{ADCCLK} = 5 MHz, ADCON = 1,	2 V		185			
I _{ADC}	DVCC terminal, reference current not included, repeat- single-channel mode	REFON = 0, SHT0 = 0, SHT1 = 0, ADCDIV = 0, ADCCONSEQx = 10b	3 V		207		μА
Cı	Input capacitance	Only one terminal Ax can be selected at one time from the pad to the ADC capacitor array, including wiring and pad	2.2 V		1.6	2.0	pF
R _{I,MUX}	Input MUX ON resistance	$DV_{CC} = 2 \text{ V}, 0 \text{ V} \leq V_{Ax} \leq DV_{CC}$				2	kΩ
R _{I,Misc}	Input miscellaneous resistance				34		kΩ

Section 8.12.7.2 lists the timing parameters of the ADC.

8.12.7.2 ADC, 10-Bit Timing Parameters

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADCCLK}		For specified performance of ADC linearity parameters	2 V to 3.6 V	0.45	5	5.5	MHz
f _{ADCOSC}	Internal ADC oscillator (MODCLK)	ADCDIV = 0, f _{ADCCLK} = f _{ADCOSC}	2 V to 3.6 V	4.5	5.0	5.5	MHz
t _{CONVERT}	Conversion time	REFON = 0, Internal oscillator, 10 ADCCLK cycles, 10-bit mode, f _{ADCOSC} = 4.5 MHz to 5.5 MHz	2 V to 3.6 V	2.18		2.67	μs
		External f_{ADCCLK} from ACLK, MCLK, or SMCLK, ADCSSEL $\neq 0$	2 V to 3.6 V		(1)		
t _{ADCON}	Turn-on settling time of the ADC	The error in a conversion started after t _{ADCON} is less than ±0.5 LSB, Reference and input signal already settled				100	ns
t _{Sample}	Sampling time	R_S = 1000 Ω, R_I (2) = 36000 Ω, C_I = 3.5 pF, Approximately 8 Tau (t) are required for an error of less than ±0.5 LSB ⁽³⁾	2 V	1.5			
			3 V	2.0			μs

 $[\]begin{array}{ll} (1) & 12\times1/f_{ADCCLK}\\ (2) & R_I=R_{I,MUX}+R_{I,Misc}\\ (3) & t_{Sample}=\ln(2^{n+1})\times\tau, \text{ where } n=ADC \text{ resolution, } \tau=(R_I+R_S)\times C_I \end{array}$



Section 8.12.7.3 lists the linearity parameters of the ADC.

8.12.7.3 ADC, 10-Bit Linearity Parameters

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
E _I	Integral linearity error (10-bit mode)	- V _{DVCC} as reference	2.4 V to 3.6 V	-2		2	LSB
-	Integral linearity error (8-bit mode)	ADACC as relefeline	2 V to 3.6 V	-2		2	LOD
E _D	Differential linearity error (10-bit mode)	V _{DVCC} as reference	2.4 V to 3.6 V	-1		1	LSB
	Differential linearity error (8-bit mode)	ADACC as reference	2 V to 3.6 V	-1		1	LOD
_	Offset error (10-bit mode)	V _{DVCC} as reference	2.4 V to 3.6 V	-6.5		6.5	mV
Eo	Offset error (8-bit mode)	ADACC as reference	2 V to 3.6 V	-6.5		6.5	
	Gain error (10-bit mode)	V _{DVCC} as reference	2.4 V to 3.6 V	-2.0		2.0	LSB
_		Internal 1.5-V reference		-3.0%		3.0%	
E _G	Gain error (8-bit mode)	V _{DVCC} as reference	2 V to 3.6 V	-2.0		2.0	LSB
		Internal 1.5-V reference		-3.0%		3.0%	
	Total unadjusted error (10-bit mode)	V _{DVCC} as reference	2.4 V to 3.6 V	-2.0		2.0	LSB
_		Internal 1.5-V reference		-3.0%		3.0%	
E _T	Total unadjusted error (8-bit mode)	V _{DVCC} as reference	2 V to	-2.0		2.0	LSB
		Internal 1.5-V reference	3.6 V	-3.0%		3.0%	
V _{SENSOR}	See ⁽¹⁾	ADCON = 1, INCH = 0Ch, T _A = 0°C	3 V		1.013		mV
TC _{SENSOR}	See ⁽²⁾	ADCON = 1, INCH = 0Ch	3 V		3.35		mV/°C
t _{SENSOR} (sample)	Sample time required if channel 12 is selected ⁽³⁾	ADCON = 1, INCH = 0Ch, Error of conversion result ≤ 1 LSB, AM and all LPM above LPM3	3 V	30			μs
	acieuleu.	ADCON = 1, INCH = 0Ch, Error of conversion result ≤ 1 LSB, LPM3	3 V	100			

⁽¹⁾ The temperature sensor offset can vary significantly. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.

⁽²⁾ The device descriptor structure contains calibration values for 30°C and 85°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSOR} = TC_{SENSOR} × (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy.

⁽³⁾ The typical equivalent impedance of the sensor is 700 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.



8.12.8 LCD Controller

Section 8.12.8.1 lists the operating conditions of the LCD controller.

8.12.8.1 LCD Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V _{CC,LCD,CP en,3.6}	Supply voltage range, charge pump enabled, V _{LCD} ≤ 3.6 V	LCDCPEN = 1, 0000 < VLCDx ≤ 1111, LCDREFEN = 1 (charge pump enabled, V _{LCD} ≤ 3.6 V)	1.8		3.6	V
V _{CC,LCD,ext. bias}	Supply voltage range, external biasing, charge pump enabled	LCDCPEN = 1, LCDREFEN = 0	1.8		3.6	V
V _{CC,LCD,VLCDEXT}	Supply voltage range, external LCD voltage, external biasing, charge pump disabled	LCDCPEN = 0, LCDSELVDD = 0	1.8		3.6	V
V _{R33}	External LCD voltage at LCDCAP/ R33, external biasing, charge pump disabled	LCDCPEN = 0, LCDSELVDD = 0	2.4		3.6	V
C _{LCDCAP}				0.1		μF
C _{R33}				0.1		μF
C _{R23}				0.1		μF
C _{R13}				0.1		μF
f _{Frame}	LCD frame frequency range	$f_{LCD} = 2 \times \text{mux} \times f_{FRAME}$ with mux = 1 (static), 2, 3, 4	16	32	64	Hz
f _{ACLK,in}	ACLK input frequency range		30	32	40	kHz
C _{Panel}	Panel capacitance	32-Hz frame frequency		,	8000	pF
V _{R33}	Analog input voltage at R33	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	2.4		3.6	V
V _{R23,1/3bias}	Analog input voltage at R23	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	1.2		2.4	V
V _{R13,1/3bias}	Analog input voltage at R13 with 1/3 biasing		0.0		1.2	V
V _{LCDREF/R13}	External LCD reference voltage applied at LCDREF/R13	LCDCPEN = 1, LCDSELVDD = 0, LCDREFEN = 0	0.8	1.0	1.2	V



8.12.9 FRAM

Section 8.12.9.1 lists the characteristics of the FRAM.

8.12.9.1 FRAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Read and write endurance		10 ¹⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C	100		
		T _J = 70°C	40		years
		T _J = 85°C	10		

8.12.10 Emulation and Debug

Section 8.12.10.1 lists the characteristics of the JTAG and SBW interface.

8.12.10.1 JTAG and Spy-Bi-Wire Interface

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2 V, 3 V	0		10	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2 V, 3 V	0.028		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)	2 V, 3 V			110	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
f _{TCK}	TCK input frequency 4 wire ITAC (2)	2 V	0		16	MHz
	TCK input frequency, 4-wire JTAG ⁽²⁾	3 V	0		16	MHz
R _{internal}	Internal pulldown resistance on TEST	2 V, 3 V	20	35	50	kΩ

⁽¹⁾ Tools that access the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



9 Detailed Description

9.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter (PC), stack pointer (SP), status register (SR), and constant generator (CG), respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

9.2 Operating Modes

The devices have one active mode and several software-selectable low-power modes of operation. An interrupt event can wake up the device from low-power mode LPM0 or LPM3, service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

Table 9-1. Operating Modes

		AM	LPM0	LPM3	LPM4	LPM3.5	LPM4.5
MODE		ACTIVE MODE	CPU OFF	STANDBY	OFF	ONLY RTC COUNTER AND LCD	SHUTDOWN
Maximum System Clo	ck	16 MHz	16 MHz	40 kHz	0	40 kHz	0
Power Consumption a	t 25°C, 3 V	126 µA/MHz	20 μA/MHz	1.2 µA	0.6 μA without SVS	0.77 μA with RTC only	13 nA without SVS
Wake-up time		N/A	Instant	10 µs	10 µs	150 µs	150 µs
Wake-up events		N/A	All	All	I/O	RTC Counter I/O	I/O
Power	Regulator	Full Regulation	Full Regulation	Partial Power Down	Partial Power Down	Partial Power Down	Power Down
	SVS	On	On	Optional	Optional	Optional	Optional
	Brown Out	On	On	On	On	On	On
	MCLK	Active	Off	Off	Off	Off	Off
	SMCLK	Optional	Optional	Off	Off	Off	Off
	FLL	Optional	Optional	Off	Off	Off	Off
	DCO	Optional	Optional	Off	Off	Off	Off
Clock	MODCLK	Optional	Optional	Off	Off	Off	Off
	REFO	Optional	Optional	Optional	Off	Off	Off
	ACLK	Optional	Optional	Optional	Off	Off	Off
	XT1CLK	Optional	Optional	Optional	Off	Optional	Off
	VLOCLK	Optional	Optional	Optional	Off	Optional	Off
0	CPU	On	Off	Off	Off	Off	Off
	FRAM	On	On	Off	Off	Off	Off
Core	RAM	On	On	On	On	Off	Off
	Backup Memory ⁽¹⁾	On	On	On	On	On	Off



Table 9-1. Operating Modes (continued)

		AM	LPM0	LPM3	LPM4	LPM3.5	LPM4.5
МС	DDE	ACTIVE MODE	CPU OFF	STANDBY	OFF	ONLY RTC COUNTER AND LCD	SHUTDOWN
	Timer0_A3	Optional	Optional	Optional	Off	Off	Off
	Timer1_A3	Optional	Optional	Optional	Off	Off	Off
	WDT	Optional	Optional	Optional	Off	Off	Off
	eUSCI_A0	Optional	Optional	Off	Off	Off	Off
Peripherals	eUSCI_B0	Optional	Optional	Off	Off	Off	Off
	CRC	Optional	Optional	Off	Off	Off	Off
	ADC	Optional	Optional	Optional	Off	Off	Off
	LCD	Optional	Optional	Optional	Off	Optional	Off
	RTC Counter	Optional	Optional	Optional	Off	Optional	Off
I/O	General Digital Input/ Output	On	Optional	State Held	State Held	State Held	State Held
	Capacitive Touch I/O	Optional	Optional	Optional	Off	Off	Off

⁽¹⁾ Backup memory contains one 32-byte register in the peripheral memory space. See Table 9-29 and Table 9-48 for its memory allocation.

9.3 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 9-2. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-up, Brownout, Supply Supervisor External Reset RST Watchdog Time-out, Key Violation FRAM uncorrectable bit error detection Software POR, FLL unlock error	SVSHIFG PMMRSTIFG WDTIFG PMMPORIFG, PMMBORIFG SYSRSTIV FLLUNLOCKIFG	Reset	FFFEh	63, Highest
System NMI Vacant Memory Access JTAG Mailbox FRAM bit error detection	VMAIFG JMBINIFG, JMBOUTIFG CBDIFG, UBDIFG	Nonmaskable	FFFCh	62
User NMI External NMI Oscillator Fault	NMIIFG OFIFG	Nonmaskable	FFFAh	61
Timer0_A3	TA0CCR0 CCIFG0	Maskable	FFF8h	60
Timer0_A3	TA0CCR1 CCIFG1, TA0CCR2 CCIFG2, TA0IFG (TA0IV)	Maskable	FFF6h	59
Timer1_A3	TA1CCR0 CCIFG0	Maskable	FFF4h	58
Timer1_A3 TA1CCR1 CCIFG1, TA1CCR2 CCIFG2, TA1IFG (TA1IV)		Maskable	FFF2h	57
RTC Counter	RTCIFG	Maskable	FFF0h	56
Watchdog Timer Interval mode	WDTIFG	Maskable	FFEEh	55
eUSCI_A0 Receive or Transmit	UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV))	Maskable	FFECh	54



Table 9-2. Interrupt Sources, Flags, and Vectors (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
eUSCI_B0 Receive or Transmit	UCBORXIFG, UCBOTXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG (I2C mode) (UCBOIV)	Maskable	FFEAh	53
ADC	ADCIFG0, ADCINIFG, ADCLOIFG, ADCHIIFG, ADCTOVIFG, ADCOVIFG (ADCIV)	Maskable	FFE8h	52
P1	P1IFG.0 to P1IFG.7 (P1IV)	Maskable	FFE6h	51
P2	P2IFG.0 to P2IFG.7 (P2IV)	Maskable	FFE4h	50
LCD	LCDBLKOFFIFG, LCDBLKONIFG, LCDFRMIFG (LCDEIV)	Maskable	FFE2h	49, Lowest
Reserved	Reserved	Maskable	FFE0h to FF88h	
	BSL Signature 2		0FF86h	
Signatures	BSL Signature 1		0FF84h	
Gignatures	JTAG Signature 2		0FF82h	
	JTAG Signature 1		0FF80h	

9.4 Bootloader (BSL)

The BSL lets users program the FRAM or RAM using a UART serial interface. Access to the device memory through the BSL is protected by an user-defined password. Use of the BSL requires four pins as shown in Table 9-3. BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For a complete description of the features of the BSL and its implementation, see the MSP430 FRAM Devices Bootloader (BSL) User's Guide.

Table 9-3. BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
RST/NMI/SBWTDIO	Entry sequence signal
TEST/SBWTCK	Entry sequence signal
P1.0	Data transmit
P1.1	Data receive
VCC	Power supply
VSS	Ground supply

9.5 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the $\overline{RST}/NMI/SBWTDIO$ is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in

Table 9-4. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide*. For a complete description of the features of the JTAG interface and its implementation, see *MSP430 Programming With the JTAG Interface*.



Table 9-4. JTAG Pin Requirements and Function

DEVICE SIGNAL	DIRECTION	JTAG FUNCTION
P1.4/MCLK/TCK/A4/VREF+	IN	JTAG clock input
P1.5/TA0CLK/TMS/A5	IN	JTAG state control
P1.6/TA0.2/TDI/TCLK/A6	IN	JTAG data input/TCLK input
P1.7/TA0.1/TDO/A7	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
VCC		Power supply
VSS		Ground supply

9.6 Spy-Bi-Wire Interface (SBW)

The MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. Table 9-5 shows the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide*.

Table 9-5. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	SBW FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input/output
VCC		Power supply
VSS		Ground supply

9.7 FRAM

The FRAM can be programmed using the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM include:

- · Byte and word access capability
- · Programmable wait state generation
- · Error correction code (ECC) generation

9.8 Memory Protection

The device features memory protection that can restrict user access and enable write protection:

- Securing the whole memory map to prevent unauthorized access from JTAG port or BSL, by writing JTAG
 and BSL signatures using the JTAG port, SBW, the BSL, or in-system by the CPU.
- Write protection enabled to prevent unwanted write operation to FRAM contents by setting the control bits in System Configuration register 0. For more detailed information, see the SYS chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide.

Note

The FRAM is protected by default on PUC. To write to FRAM during code execution, the application must first clear the corresponding PFWP or DFWP bit in System Configuration Register 0 to unprotect the FRAM.



9.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. All peripherals can be handled by using all instructions in the memory map. For complete module description, see the MSP430FR4xx and MSP430FR2xx Family User's Guide.

9.9.1 Power Management Module (PMM) and On-Chip Reference Voltages

The PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM also includes supply voltage supervisor (SVS) and brownout protection. The brownout reset circuit (BOR) is implemented to provide the proper internal reset signal to the device during power on and power off. The SVS circuitry detects if the supply voltage drops below a user-selectable safe level. SVS circuitry is available on the primary supply.

The device contains two on-chip reference: 1.5 V for internal reference and 1.2 V for external reference.

The 1.5-V reference is internally connected to ADC channel 13. DVCC is internally connected to ADC channel 15. When DVCC is set as the reference voltage for ADC conversion, the DVCC can be easily represent as Equation 1 by using ADC sampling 1.5-V reference without any external components support.

DVCC =
$$(1023 \times 1.5 \text{ V}) \div 1.5 \text{-V}$$
 reference ADC result (1)

A 1.2-V reference voltage can be buffered and output to P1.4/MCLK/TCK/A4/VREF+, when the ADC channel 4 is selected as the function. For more detailed information, see the MSP430FR4xx and MSP430FR2xx Family User's Guide.

9.9.2 Clock System (CS) and Clock Distribution

The clock system includes a 32-kHz crystal oscillator (XT1), an internal very low-power low-frequency oscillator (VLO), an integrated 32-kHz RC oscillator (REFO), an integrated internal digitally controlled oscillator (DCO) that may use frequency-locked loop (FLL) locking with internal or external 32-kHz reference clock, and on-chip asynchronous high-speed clock (MODCLK). The clock system is designed to target cost-effective designs with minimal external components. A fail-safe mechanism is designed for XT1. The clock system module offers the following clock signals.

- Main Clock (MCLK): the system clock used by the CPU and all relevant peripherals accessed by the bus. All
 clock sources except MODCLK can be selected as the source with a predivider of 1, 2, 4, 8, 16, 32, 64, or
 128
- Sub-Main Clock (SMCLK): the subsystem clock used by the peripheral modules. SMCLK derives from the MCLK with a predivider of 1, 2, 4, or 8. This means SMCLK is always equal to or less than MCLK.
- Auxiliary Clock (ACLK): this clock is derived from the external XT1 clock or internal REFO clock up to 40 kHz.

All peripherals may have one or several clock sources depending on specific functionality. Table 9-6 shows the clock distribution used in this device.



Table 9-6. Clock Distribution

	CLOCK SOURCE SELECT BITS	MCLK	SMCLK	ACLK	MODCLK	XT1CLK ⁽¹⁾	VLOCLK	EXTERNAL PIN
Frequency Range		DC to 16 MHz	DC to 16 MHz	DC to 40 kHz	5 MHz ±10%	DC to 40 kHz	10 kHz ±50%	
CPU	N/A	Default						
FRAM	N/A	Default						
RAM	N/A	Default						
CRC	N/A	Default						
I/O	N/A	Default						
TA0	TASSEL		10b	01b				00b (TA0CLK pin)
TA1	TASSEL		10b	01b				00b (TA1CLK pin)
eUSCI_A0	UCSSELx		10b or 11b		01b			00b (UCA0CLK pin)
eUSCI_B0	UCSSELx		10b or 11b		01b			00b (UCB0CLK pin)
WDT	WDTSSEL		00b	01b			10b	
ADC	ADCSSEL		10b or 11b	01b	00b			
LCD	LCDSSEL			01b		00b	10b	
RTC	RTCSS		01b			10b	11b	

(1) To enable XT1 functionality, configure P4SEL0.1 (XIN) and P4SEL0.2 (XOUT) before configuring the Clock System registers.




Figure 9-1. Clock Distribution Block Diagram

9.9.3 General-Purpose Input/Output Port (I/O)

Up to 60 I/O ports are implemented.

- P1, P2, P3, P4, P5, P6, and P7 are full 8-bit ports; P8 has 4 bits implemented.
- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- · Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wake-up input capability is available for P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.



· Capacitive Touch IO functionality is supported on all pins.

Note

Configuration of digital I/Os after BOR reset

To prevent any cross currents during start-up of the device, all port pins are high-impedance with Schmitt triggers and module functions disabled. To enable the I/O functions after a BOR reset, the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details, see the Configuration After Reset section in the Digital I/O chapter of the MSP430FR4xx and MSP430FR2xx Family User's Guide.

9.9.4 Watchdog Timer (WDT)

The primary function of the WDT module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as interval timer and can generate interrupts at selected time intervals.

Table 9-7. WDT Clocks

WDTSSEL	NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE)
00	SMCLK
01	ACLK
10	VLOCLK
11	VLOCLK

9.9.5 System Module (SYS)

The SYS module handles many of the system functions within the device. These include Power-On Reset (POR) and Power-Up Clear (PUC) handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, and configuration management (device descriptors). SYS also includes a data exchange mechanism through SBW called a JTAG mailbox mail box that can be used in the application.



Table 9-8. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
		No interrupt pending	00h	
SYSRSTIV, System Reset		Brownout (BOR)	02h	Highest
		RSTIFG RST/NMI (BOR)	04h	
		PMMSWBOR software BOR (BOR)	06h	
		LPMx.5 wakeup (BOR)	08h	
		Security violation (BOR)	0Ah	
		Reserved	0Ch	
		SVSHIFG SVSH event (BOR)	0Eh	
		Reserved	10h	
	04551	Reserved	12h	
	015Eh	PMMSWPOR software POR (POR)	14h	
		WDTIFG watchdog time-out (PUC)	16h	
		WDTPW password violation (PUC)	18h	
		FRCTLPW password violation (PUC)	1Ah	
		Uncorrectable FRAM bit error detection	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMMPW PMM password violation (PUC)	20h	
		Reserved	22h	
		FLL unlock (PUC)	24h	
		Reserved	26h to 3Eh	Lowest
		No interrupt pending	00h	
		SVS low-power reset entry	02h	Highest
		Uncorrectable FRAM bit error detection	04h	
		Reserved	06h	
		Reserved	08h	
		Reserved	0Ah	
OVOONINA OSSAASSA NIMI	0450	Reserved	0Ch	
SYSSNIV, System NMI	015Ch	Reserved	0Eh	
		Reserved	10h	
		VMAIFG Vacant memory access	12h	
		JMBINIFG JTAG mailbox input	14h	
		JMBOUTIFG JTAG mailbox output	16h	
		Correctable FRAM bit error detection	18h	
		Reserved	1Ah to 1Eh	Lowest
		No interrupt pending	00h	
		NMIIFG NMI pin or SVS _H event	02h	Highest
SYSUNIV, User NMI	015Ah	OFIFG oscillator fault	04h	
		Reserved	06h to 1Eh	Lowest

9.9.6 Cyclic Redundancy Check (CRC)

The 16-bit cyclic redundancy check (CRC) module produces a signature based on a sequence of data values and can be used for data checking purposes. The CRC generation polynomial is compliant with CRC-16-CCITT standard of $x^{16} + x^{12} + x^5 + 1$.



9.9.7 Enhanced Universal Serial Communication Interface (eUSCI_A0, eUSCI_B0)

The eUSCI modules are used for serial data communications. The eUSCI_A module supports either UART or SPI communications. The eUSCI_B module supports either SPI or I²C communications. Additionally, eUSCI_A supports automatic baud-rate detection and IrDA.

Table 9-9. eUSCI Pin Configurations

iable of the court in coming and account						
	PIN	UART	SPI			
	P1.0	TXD	SIMO			
eUSCI_A0	P1.1	RXD	SOMI			
	P1.2		SCLK			
	P1.3		STE			
	PIN	I ² C	SPI			
	P5.0		STE			
eUSCI_B0	P5.1		SCLK			
	P5.2	SDA	SIMO			
	P5.3	SCL	SOMI			



9.9.8 Timers (Timer0_A3, Timer1_A3)

The Timer0_A3 and Timer1_A3 modules are 16-bit timers and counters with three capture/compare registers each. Each can support multiple captures or compares, PWM outputs, and interval timing. Each has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. The CCR0 registers on both TA0 and TA1 are not externally connected and can only be used for hardware period timing and interrupt generation. In Up Mode, they can be used to set the overflow value of the counter.

Table 9-10. Timer0 A3 Signal Connections

PORT PIN	DEVICE INPUT	MODULE INPUT	MODULE BLOCK	MODULE OUTPUT	DEVICE OUTPUT
PORTFIN	SIGNAL	NAME	WODULE BLOCK	SIGNAL	SIGNAL
P1.5	TA0CLK	TACLK			
	ACLK (internal)	ACLK			
	SMCLK (internal)	SMCLK	Timer	N/A	
	from Capacitive Touch IO (internal)	INCLK			
		CCI0A			
		CCI0B	CCR0	TA0	Timer1_A3 CCI0B input
	DVSS	GND			
	DVCC	VCC			
P1.7	TA0.1	CCI1A			TA0.1
	from RTC (internal)	CCI1B	CCR1	TA1	Timer1_A3 CCI1B input
	DVSS	GND			
	DVCC	VCC			
P1.6	TA0.2	CCI2A			TA0.2
	from Capacitive Touch I/O (internal)	CCI2B	CCR2	TA2	Timer1_A3 INCLK Timer1_A3 CCl2B input, IR Input
	DVSS	GND			
	DVCC	VCC			



Table 9-11. Timer1_A3 Signal Connections

PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
P8.2	TA1CLK	TACLK			
	ACLK (internal)	ACLK			
	SMCLK (internal)	SMCLK	Timer	N/A	
	Timer0_A3 CCR2B output (internal)	INCLK			
		CCI0A			
	Timer0_A3 CCR0B output (internal)	CCI0B	CCR0	TA0	
	DVSS	GND			
	DVCC	VCC			
P4.0	TA1.1	CCI1A			TA1.1
	Timer0_A3 CCR1B output (internal)	CCI1B	CCR1	TA1	to ADC trigger
	DVSS	GND			
	DVCC	VCC			
P8.3	TA1.2	CCI2A			TA1.2
	Timer0_A3 CCR2B output (internal)	CCI2B	CCR2	TA2	IR Input
	DVSS	GND			
	DVCC	VCC			

The interconnection of Timer0_A3 and Timer1_A3 can be used to modulate the eUSCI_A pin of UCA0TXD/UCA0SIMO in either ASK or FSK mode, with which a user can easily acquire a modulated infrared command for directly driving an external IR diode. The IR functions are fully controlled by SYS configuration registers 1 including IREN (enable), IRPSEL (polarity select), IRMSEL (mode select), IRDSSEL (data select), and IRDATA (data) bits. For more information, see the SYS chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide.



9.9.9 Real-Time Clock (RTC) Counter

The RTC counter is a 16-bit modulo counter that is functional in AM, LPM0, LPM3, and LPM3.5. This module may periodically wake up the CPU from LPM0, LPM3, and LPM3.5 based on timing from a low-power clock source such as the XT1 and VLO clocks. In AM, RTC can be driven by SMCLK to generate high-frequency timing events and interrupts. The RTC overflow events trigger:

- Timer0 A3 CCR1B
- ADC conversion trigger when ADCSHSx bits are set as 01b

9.9.10 10-Bit Analog Digital Converter (ADC)

The 10-bit ADC module supports fast 10-bit analog-to-digital conversions with single-ended input. The module implements a 10-bit SAR core, sample select control, reference generator and a conversion result buffer. A window comparator with a lower and upper limit allows CPU independent result monitoring with three window comparator interrupt flags.

The ADC supports 10 external inputs and four internal inputs (see Table 9-12).

ADCINCHx ADC CHANNELS **EXTERNAL PIN OUT** 0 A0/Veref-P1.0 1 A1/Veref+ P1.1 2 A2 P1.2 P1.3 3 A3 A4⁽²⁾ 4 P1.4 A5 5 P1.5 6 P1.6 A6 7 A7 P1.7 8 8A P8.0⁽¹⁾ P8.1⁽¹⁾ 9 Α9 10 Not Used N/A 11 Not Used N/A 12 On-chip Temperature Sensor N/A 13 Reference Voltage (1.5 V) N/A 14 **DVSS** N/A 15 DVCC N/A

Table 9-12. ADC Channel Connections

The AD conversion can be started by software or a hardware trigger. Table 9-13 shows the trigger sources that are available.

Table 9-13. ADC Trigger Signal Connections

ADC	SHSx	TRIGGER SOURCE			
Binary	Decimal	I RIGGER SOURCE			
00	0	ADCSC bit (software trigger)			
01	1	RTC event			
10	2	TA1.1B			
11	3	TA1.2B			

⁽¹⁾ P8.0 and P8.1 are only available in the LQFP-64 package.

⁽²⁾ When A4 is used, the PMM 1.2-V reference voltage can be output to this pin by setting the PMM control register. The 1.2-V voltage can be directly measured by A4 channel.



9.9.11 Liquid Crystal Display (LCD)

The LCD driver generates the segment and common signals to drive segment liquid crystal display (LCD) glass. The LCD controller has dedicated data memories to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-mux, 3-mux, up to 8-mux LCDs are supported. The module can provide an LCD voltage independent from the main supply voltage with its integrated charge pump. The LCD display contrast can be trimmed by setting the LCD drive voltage. The LCD module can be fully functional in any power mode from AM to LPM3.5.

When supplied by the on-chip charge pump with on-chip regulator reference, the LCD driver needs five pins and four external 0.1-µF capacitors to achieve low-power consumption during operation. Figure 9-2 shows the recommended connections.




Figure 9-2. LCD Power Supply Configuration With On-Chip Charge Pump and Regulator Reference

The LCD contains 20 16-bit words (40 bytes) display memory. The use of memory is flexible, depending on the selected mode:

- · 4-mux mode
 - LCDM0 to LCDM19 can be used for LCD display contents. If it is not used as LCD drive pin, the corresponding LCDMx can be used for user data (up to 20 bytes).
 - LCDBM0 to LCDBM19 can be used for LCD blinking contents. If it is not used as blinking, the corresponding LCDBMx can be used for user data (up to 20 bytes).
- 8-mux mode
 - LCDM0 to LCDM39 can be used for LCD display contents. If it is not used as LCD drive pin, the corresponding LCDMx can be used for user data (up to 40 bytes).

9.9.12 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The EEM on these devices has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- · Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level



9.9.13 Input/Output Schematics

9.9.13.1 Port P1 Input/Output With Schmitt Trigger

Figure 9-3 shows the port schematic. Table 9-14 summarizes the selection of the pin functions.




Figure 9-3. Port P1 Input/Output With Schmitt Trigger



Table 9-14. Port P1 Pin Functions

DIN MARIE (D4)		FUNCTION		CONTROL BITS AND SIGNALS ⁽²⁾			
PIN NAME (P1.x)	Х	FUNCTION	P1DIR.x	P1SEL0.x	ADCPCTLx(1)	JTAG	
		P1.0 (I/O)	I: 0; O: 1	0	0	N/A	
P1.0/UCA0TXD/ UCA0SIMO/A0	0	UCA0TXD/UCA0SIMO	X	1	0	N/A	
OOAOOIWO/AO		A0	X	Х	1 (x = 0)	N/A	
		P1.1 (I/O)	I: 0; O: 1	0	0	N/A	
P1.1/UCA0RXD/ UCA0SOMI/A1	1	UCA0RXD/UCA0SOMI	Х	1	0	N/A	
OO/ (OOO WIII// CT		A1	Х	Х	1 (x = 1)	N/A	
		P1.2 (I/O)	I: 0; O: 1	0	0	N/A	
P1.2/UCA0CLK/A2	2	UCA0CLK	Х	1	0	N/A	
		A2	X	Х	1 (x = 2)	N/A	
		P1.3 (I/O)	I: 0; O: 1	0	0	N/A	
P1.3/UCA0STE/A3	3	UCA0STE	Х	1	0	N/A	
		A3	Х	Х	1 (x = 3)	N/A	
		P1.4 (I/O)	I: 0; O: 1	0	0	Disabled	
	4	VSS	0	_	0	5: 11 1	
P1.4/MCLK/TCK/A4/ VREF+		MCLK	1	1		Disabled	
VICE		A4, VREF+	Х	Х	1 (x = 4)	Disabled	
		JTAG TCK	Х	Х	Х	TCK	
		P1.5 (I/O)	I: 0; O: 1	0	0	Disabled	
		TA0CLK	0	4	0	Disabled	
P1.5/TA0CLK/TMS/A5	5	VSS	1	1	0		
		A5	Х	Х	1 (x = 5)	Disabled	
		JTAG TMS	Х	Х	X	TMS	
		P1.6 (I/O)	I: 0; O: 1	0	0	Disabled	
		TA0.CCI2A	0	1	0	Disabled	
P1.6/TA0.2/TDI/TCLK/ A6	6	TA0.2	1	_ '	U	Disabled	
		A6	Х	Х	1 (x = 6)	Disabled	
		JTAG TDI/TCLK	X	Х	Х	TDI/TCLK	
		P1.7 (I/O)	I: 0; O: 1	0	0	Disabled	
		TA0.CCI1A	0	4	0	Diochlad	
P1.7/TA0.1/TDO/A7	7	TA0.1	1	1	0	Disabled	
		A7	Х	Х	1 (x = 7)	Disabled	
		JTAG TDO	X	Х	X	TDO	

⁽¹⁾ Setting the ADCPCTLx bit in SYSCFG2 register will disable both the output driver and input Schmitt trigger to prevent leakage when analog signals are applied.

⁽²⁾ X = don't care



9.9.13.2 Port P2 Input/Output With Schmitt Trigger

Figure 9-4 shows the port schematic. Table 9-15 summarizes the selection of the pin functions.




Figure 9-4. Port P2 Input/Output With Schmitt Trigger



Table 9-15. Port P2 Pin Functions

DIN NAME (DO)		FUNCTION	CONTROL BITS	AND SIGNALS ⁽¹⁾
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	LCDSy
P2.0/L24	0	P2.0 (I/O)	I: 0; O: 1	0
F2.0/L24	0	L24	X	1 (y = 24)
P2.1/L25	1	P2.1 (I/O)	I: 0; O: 1	0
P2.1/L25		L25	X	1 (y = 25)
P2.2/L26	2	P2.2 (I/O)	I: 0; O: 1	0
F2.2/L20	4	L26	X	1 (y = 26)
P2.3/L27	3	P2.3 (I/O)	I: 0; O: 1	0
F2.3/L21	3	L27	X	1 (y = 27)
P2.4/L28	4	P2.4 (I/O)	I: 0; O: 1	0
F2.4/L20	4	L28	Х	1 (y = 28)
P2.5/L29	5	P2.5 (I/O)	I: 0; O: 1	0
F2.5/L29	3	L29	X	1 (y = 29)
D2 6/L20	6	P2.6 (I/O)	I: 0; O: 1	0
P2.6/L30	6	L30	X	1 (y = 30)
P2.7/L31	7	P2.7 (I/O)	I: 0; O: 1	0
F2.1/L31	'	L31	X	1 (y = 31)

⁽¹⁾ X= don't care



9.9.13.3 Port P3 Input/Output With Schmitt Trigger

Figure 9-5 shows the port schematic. Table 9-16 summarizes the selection of the pin functions.




Figure 9-5. Port P3 Input/Output With Schmitt Trigger



Table 9-16. Port P3 Pin Functions

DIN NAME (D2 v)		FUNCTION	CONTROL BITS AND SIGNALS ⁽¹⁾		
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	LCDSy	
P3.0/L8	0	P3.0 (I/O)	I: 0; O: 1	0	
F3.0/L6	0	L8	X	1 (y = 8)	
P3.1/L9	1	P3.1 (I/O)	l: 0; O: 1	0	
P3.1/L9	1	L9	X	1 (y = 9)	
P3.2/L10	2	P3.2 (I/O)	I: 0; O: 1	0	
P3.2/L10	2	L10	X	1 (y = 10)	
P3.3/L11	3	P3.3 (I/O)	l: 0; O: 1	0	
F3.3/L11	3	L11	X	1 (y = 11)	
P3.4/L12	4	P3.4 (I/O)	I: 0; O: 1	0	
P3.4/L12	4	L12	X	1 (y = 12)	
P3.5/L13	5	P3.5 (I/O)	I: 0; O: 1	0	
F3.5/L13	3	L13	X	1 (y = 13)	
D2 6/1 44	6	P3.6 (I/O)	I: 0; O: 1	0	
P3.6/L14	6	L14	X	1 (y = 14)	
P3.7/L15	7	P3.7 (I/O)	I: 0; O: 1	0	
F3.1/L13	'	L15	X	1 (y = 15)	

⁽¹⁾ X= don't care



9.9.13.4 Port P4.0 Input/Output With Schmitt Trigger

Figure 9-6 shows the port schematic. Table 9-17 summarizes the selection of the pin functions.




Figure 9-6. Port P4.0 Input/Output With Schmitt Trigger

Table 9-17. Port P4.0 Pin Functions

DIN NAME (D4 v)		FUNCTION	CONTROL BITS AND SIGNALS		
PIN NAME (P4.x)	X	FUNCTION	P4DIR.x	P4SEL0.x	
P4.0/TA1.1		P4.0 (I/O)	I: 0; O: 1	0	
	0	TA1.CCI1A	0	1	
		TA1.1	1	1	



9.9.13.5 Port P4.1 and P4.2 Input/Output With Schmitt Trigger

Figure 9-7 shows the port schematic. Table 9-18 summarizes the selection of the pin functions.




Figure 9-7. Port P4.1 and P4.2 Input/Output With Schmitt Trigger

Table 9-18. Port P4.1 and P4.2 Pin Functions

PIN NAME (P4.x)		FUNCTION	CONTROL BITS AND SIGNALS(1)		
	X		P4DIR.x	P4SEL0.x	
P4.1/XIN	1	P4.1 (I/O)	I: 0; O: 1	0	
		XIN	Х	1	
P4.2/XOUT	2	P4.2 (I/O)	I: 0; O: 1	0	
		XOUT	Х	1	

(1) X= don't care



9.9.13.6 Port 4.3, P4.4, P4.5, P4.6, and P4.7 Input/Output With Schmitt Trigger

Figure 9-8 shows the port schematic. Table 9-19 summarizes the selection of the pin functions.




Figure 9-8. Port 4.3, P4.4, P4.5, P4.6, and P4.7 Input/Output With Schmitt Trigger

Table 9-19. Port P4.3, P4.4, P4.5, P4.6, and P4.7 Pin Functions

DINI NIAME (D4 v)		FUNCTION	CONTROL BITS	AND SIGNALS ⁽¹⁾
PIN NAME (P4.x)	X	FUNCTION	P4DIR.x	LCDPCTL ⁽²⁾
P4.3/LCDCAP0	3	P4.3 (I/O)	I: 0; O: 1	X
F4.3/LODGAFU	3	LCDCAP0	X	1
P4.4/LCDCAP1	4	P4.4 (I/O)	I: 0; O: 1	0
	4	LCDCAP1	X	1
P4.5/R33	5	P4.5 (I/O)	I: 0; O: 1	0
F4.5/R55	3	R33	X	1
P4.6/R23	6	P4.6 (I/O)	I: 0; O: 1	0
P4.0/R23	0	R23	X	1
D4.7/D40	7	P4.7 (I/O)	I: 0; O: 1	0
P4.7/R13	'	R13	X	1

⁽¹⁾ X= don't care

⁽²⁾ Setting the LCDPCTL bit in SYSCFG2 register will disable both the output driver and input Schmitt trigger to prevent leakage when analog signals are applied.



9.9.13.7 Port P5.0, P5.1, P5.2, and P5.3 Input/Output With Schmitt Trigger

Figure 9-9 shows the port schematic. Table 9-20 summarizes the selection of the pin functions.




Figure 9-9. Port P5.0, P5.1, P5.2, and P5.3 Input/Output With Schmitt Trigger

Table 9-20. Port P5.0, P5.1, P5.2, and P5.3 Pin Functions

PIN NAME (P5.x)		FUNCTION	CONTRO	CONTROL BITS AND SIGNALS(1)		
	X	FUNCTION	P5DIR.x	P5SEL0.x	LCDSy	
		P5.0 (I/O)	I: 0; O: 1	0	0	
P5.0/UCB0STE/L32	0	UCB0STE	0	1	0	
		L32	X	X	1 (y = 32)	
		P5.1 (I/O)	I: 0; O: 1	0	0	
P5.1/UCB0CLK/L33	1	UCB0CLK	0	1	0	
		L33	Х	X	1 (y = 33)	
D- 0// / OD 00 / / O		P5.2 (I/O)	I: 0; O: 1	0	0	
P5.2/UCB0SIMO/ UCB0SDA/L34	2	UCB0SIMO/UCB0SDA	0	1	0	
0020027420.		L34	X	X	1 (y = 34)	
P5.3/UCB0SOMI/ UCB0SCL/L35		P5.3 (I/O)	I: 0; O: 1	0	0	
	3	UCB0SOMI/UCB0SCL	0	1	0	
33232,230		L35	Х	Х	1 (y = 35)	

(1) X= don't care



9.9.13.8 Port P5.4, P5.5, P5.6, and P5.7 Input/Output With Schmitt Trigger

Figure 9-10 shows the port schematic. Table 9-21 summarizes the selection of the pin functions.




Figure 9-10. Port P5.4, P5.5, P5.6, and P5.7 Input/Output With Schmitt Trigger

Table 9-21. Port P5.4, P5.5, P5.6, and P5.7 Pin Functions

PIN NAME (P5.x)		FUNCTION	S AND SIGNALS ⁽¹⁾	
FIN NAME (F3.X)	X	FUNCTION	P5DIR.x	LCDSy
P5.4/L36	4	P5.4 (I/O)	I: 0; O: 1	0
1 3.4/L30	-	L36	X	1 (y = 36)
P5.5/L37	5	P5.5 (I/O)	I: 0; O: 1	0
F 3.3/L3/	3	L37	X	1 (y = 37)
P5.6/L38	6	P5.6 (I/O)	I: 0; O: 1	0
P5.0/L30	"	L38	X	1 (y = 38)
P5.7/L39	7	P5.7 (I/O)	I: 0; O: 1	0
F 3.1/L38		L39	X	1 (y = 39)

(1) X= don't care



9.9.13.9 Port P6 Input/Output With Schmitt Trigger

Figure 9-11 shows the port schematic. Table 9-22 summarizes the selection of the pin functions.




Figure 9-11. Port P6 Input/Output With Schmitt Trigger



Table 9-22. Port P6 Pin Functions

DINI NAME (DC)		FUNCTION	CONTROL BITS AND SIGNALS		
PIN NAME (P6.x)	X	FUNCTION	P6DIR.x	LCDSy	
P6.0/L16	0	P6.0 (I/O)	I: 0; O: 1	0	
P0.0/L10	0	L16	X	1 (y = 16)	
P6.1/L17	1	P6.1 (I/O)	I: 0; O: 1	0	
P0.1/L17	'	L17	X	1 (y = 17)	
P6.2/L18	2	P6.2 (I/O)	I: 0; O: 1	0	
P0.2/L10	2	L18	Х	1 (y = 18)	
P6.3/L19	3	P6.3 (I/O)	I: 0; O: 1	0	
F0.3/L19	3	L19	X	1 (y = 19)	
P6.4/L20	4	P6.4 (I/O)	I: 0; O: 1	0	
P6.4/L20	4	L20	X	1 (y = 20)	
P6.5/L21	5	P6.5 (I/O)	I: 0; O: 1	0	
P0.5/L21	5	L21	X	1 (y = 21)	
D6 6/1 22	6	P6.6 (I/O)	I: 0; O: 1	0	
P6.6/L22	6	L22	X	1 (y = 22)	
P6.7/L23	7	P6.7 (I/O)	I: 0; O: 1	0	
FU.1/L23	'	L23	X	1 (y = 23)	

⁽¹⁾ X= don't care



9.9.13.10 Port P7 Input/Output With Schmitt Trigger

Figure 9-12 shows the port schematic. Table 9-23 summarizes the selection of the pin functions.




Figure 9-12. Port P7 Input/Output With Schmitt Trigger



Table 9-23. Port P7 Pin Functions

DIN NAME (DZ)		CONT	CONTROL BITS AND SIGNALS(1)		
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	LCDSy	
P7.0/L0	0	P7.0 (I/O)	I: 0; O: 1	0	
F 7.0/L0		LO	Х	1 (y = 0)	
P7.1/L1	1	P7.1 (I/O)	I: 0; O: 1	0	
F7.1/L1	'	L1	Х	1 (y = 1)	
P7.2/L2	2	P7.2 (I/O)	I: 0; O: 1	0	
F1.2/L2	4	L2	Х	1 (y = 2)	
P7.3/L3	3	P7.3 (I/O)	I: 0; O: 1	0	
F7.3/L3	3	L3	Х	1 (y = 3)	
P7.4/L4	4	P7.4 (I/O)	I: 0; O: 1	0	
F7.4/L4	4	L4	Х	1 (y = 4)	
P7.5/L5	5	P7.5 (I/O)	I: 0; O: 1	0	
F7.5/L5	3	L5	Х	1 (y = 5)	
P7.6/L6	6	P7.6 (I/O)	I: 0; O: 1	0	
F / .U/LU	0	L6	Х	1 (y = 6)	
P7.7/L7	7	P7.7 (I/O)	I: 0; O: 1	0	
F1.1/L1	'	L7	X	1 (y = 7)	

⁽¹⁾ X= don't care



9.9.13.11 Port P8.0 and P8.1 Input/Output With Schmitt Trigger

Figure 9-13 shows the port schematic. Table 9-24 summarizes the selection of the pin functions.




Figure 9-13. Port P8.0 and P8.1 Input/Output With Schmitt Trigger

Table 9-24. Port P8.0 and P8.1 Pin Functions

DIN NAME (DO v)		FUNCTION	CONT		ROL BITS AND SIGNALS ⁽¹⁾	
PIN NAME (P8.x)	X	FUNCTION	P8DIR.x	P8SEL0.x	ADCPCTLx ⁽²⁾	
P8.0/SMCLK/A8 0		P8.0 (I/O)	I: 0; O: 1	0	0	
		VSS	0	1	0	
	0	SMCLK	1] '		
		A8	Х	Х	1 (x = 8)	
P8.1/ACLK/A9		P8.1 (I/O)	I: 0; O: 1	0	0	
	1	VSS	0 1	0		
	'	ACLK		U		
		A9	Х	Х	1 (x = 9)	

⁽¹⁾ X= don't care

⁽²⁾ Setting the ADCPCTLx bit in SYSCFG2 register will disable both the output driver and input Schmitt trigger to prevent leakage when analog signals are applied.



9.9.13.12 Port P8.2 and P8.3 Input/Output With Schmitt Trigger

Figure 9-14 shows the port schematic. Table 9-25 summarizes the selection of the pin functions.




Figure 9-14. Port P8.2 and P8.3 Input/Output With Schmitt Trigger

Table 9-25. Port P8.2 and P8.3 Pin Functions

PIN NAME (P8.x)		FUNCTION	CONTROL BITS AND SIGNALS	
PIN NAIVIE (PO.X)	X	FUNCTION	P8DIR.x	P8SEL0.x
		P8.2 (I/O)	I: 0; O: 1	0
P8.2/TA1CLK	2	TA1 CLK	0	- 1
		VSS	1	
P8.3/TA1.2 3		P8.3 (I/O)	I: 0; O: 1	0
	3	TA1.CCI2A	0	1
		TA1.2	1	1



9.10 Device Descriptors (TLV)

Table 9-26 lists the Device IDs of the MSP430FR413x devices. Table 9-27 lists the contents of the device descriptor tag-length-value (TLV) structure for the MSP430FR413x devices.

Table 9-26. Device IDs

14.5.5 5 251.55 125					
DEVICE	DEVI	CE ID			
DEVICE	1A04h	1A05h			
MSP430FR4133	F0h	81h			
MSP430FR4132	F1h	81h			
MSP430FR4131	F2h	81h			

Table 9-27. Device Descriptors

	DESCRIPTION	MSP430FR413x		
	DESCRIPTION	ADDRESS	VALUE	
	Info length	1A00h	06h	
	CRC length	1A01h	06h	
	CRC value ⁽²⁾	1A02h	Per unit	
nformation Block	CRC value ⁽²⁾	1A03h	Per unit	
mormation block	Devices ID	1A04h	Can Table 0.00	
	Device ID	1A05h	See Table 9-26	
	Hardware revision	1A06h	Per unit	
	Firmware revision	1A07h	Per unit	
	Die Record Tag	1A08h	08h	
	Die Record length	1A09h	0Ah	
		1A0Ah	Per unit	
	Lot Wafer ID	1A0Bh	Per unit	
Die Record	Lot vvaler ID	1A0Ch	Per unit	
		1A0Dh	Per unit	
	Die Versitier	1A0Eh	Per unit	
	Die X position	1A0Fh	Per unit	
	Die Verseitige	1A10h	Per unit	
	Die Y position	1A11h	Per unit	
	Test Deput	1A12h	Per unit	
	Test Result	1A13h	Per unit	
	ADC Calibration Tag	1A14h	11h	
	ADC Calibration Length	1A15h	08h	
	ADC Gain Factor	1A16h	Per unit	
	ADC Galli Factoi	1A17h	Per unit	
ADC Calibration	ADC Offset	1A18h	Per unit	
ADC Calibration	ADC Oliset	1A19h	Per unit	
	ADC 1.5 V. Potoroneo Temporativas Concer 20°C	1A1Ah	Per unit	
	ADC 1.5-V Reference Temperature Sensor 30°C	1A1Bh	Per unit	
	ADC 1.5 V. Beforence Temperature Sensor 95°C	1A1Ch	Per unit	
	ADC 1.5-V Reference Temperature Sensor 85°C	1A1Dh	Per unit	



Table 9-27. Device Descriptors (continued)

	DESCRIPTION	MSP430FR413x	
	DESCRIPTION	ADDRESS	VALUE
	Calibration Tag	1A1Eh	12h
	Calibration Length	1A1Fh	04h
Reference and DCO Calibration	1.5. V. Deference Factor	1A20h	Per unit
Reference and DCO Calibration	1.5-V Reference Factor	1A21h	Per unit
	DCO Tap Settings for 16 MHz, Temperature 30°C ⁽¹⁾	1A22h	Per unit
		1A23h	Per unit

⁽¹⁾ This value can be directly loaded into DCO bits in CSCTL0 register to get accurate 16-MHz frequency at room temperature, especially when MCU exits from LPM3 and below. It is also suggested to use predivider to decrease the frequency if the temperature drift might result an overshoot beyond 16 MHz.

9.11 Memory

Table 9-28 shows the memory organization of the MSP430FR413x devices.

Table 9-28. Memory Organization

rabio o zor momory organization				
	ACCESS	MSP430FR4133	MSP430FR4132	MSP430FR4131
Memory (FRAM) Main: interrupt vectors and signatures Main: code memory	Read/Write (Optional Write Protect)	15KB FFFFh to FF80h FFFFh to C400h	8KB FFFFh to FF80h FFFFh to E000h	4KB FFFFh to FF80h FFFFh to F000h
RAM	Read/Write	2KB 27FFh to 2000h	1KB 23FFh to 2000h	512 bytes 21FFh to 2000h
Information Memory (FRAM)	Read/Write (Optional Write Protect)	512 bytes 19FFh to 1800h	512 bytes 19FFh to 1800h	512 bytes 19FFh to 1800h
Bootloader (BSL) Memory (ROM)	Read only	1KB 13FFh to 1000h	1KB 13FFh to 1000h	1KB 13FFh to 1000h
Peripherals	Read/Write	4KB 0FFFh to 0000h	4KB 0FFFh to 0000h	4KB 0FFFh to 0000h

⁽¹⁾ The Program FRAM can be write protected by setting PFWP bit in SYSCFG0 register. See the SYS chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide for more details.

The CRC value covers the checksum from 1A04h to 1A77h by applying the CRC-CCITT-16 polynomial of $x^{16} + x^{12} + x^5 + 1$.

⁽²⁾ The Information FRAM can be write protected by setting DFWP bit in SYSCFG0 register. See the SYS chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide for more details.



9.11.1 Peripheral File Map

Table 9-29 shows the base address and the memory size of the registers of each peripheral, and Table 9-30 through Table 9-49 show all of the available registers for each peripheral and their address offsets.

Table 9-29. Peripherals Summary

MODULE NAME	BASE ADDRESS	SIZE
Special Functions (see Table 9-30)	0100h	0010h
PMM (see Table 9-31)	0120h	0020h
SYS (see Table 9-32)	0140h	0030h
CS (see Table 9-33)	0180h	0020h
FRAM (see Table 9-34)	01A0h	0010h
CRC (see Table 9-35)	01C0h	0008h
WDT (see Table 9-36)	01CCh	0002h
Port P1, P2 (see Table 9-37)	0200h	0020h
Port P3, P4 (see Table 9-38)	0220h	0020h
Port P5, P6 (see Table 9-39)	0240h	0020h
Port P7, P8 (see Table 9-40)	0260h	0020h
Capacitive Touch I/O (see Table 9-41)	02E0h	0010h
Timer0_A3 (see Table 9-42)	0300h	0030h
Timer1_A3 (see Table 9-43)	0340h	0030h
RTC (see Table 9-44)	03C0h	0010h
eUSCI_A0 (see Table 9-45)	0500h	0020h
eUSCI_B0 (see Table 9-46)	0540h	0030h
LCD (see Table 9-47)	0600h	0060h
Backup Memory (see Table 9-48)	0660h	0020h
ADC (see Table 9-49)	0700h	0040h



Table 9-30. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 9-31. PMM Registers (Base Address: 0120h)

<u> </u>			
REGISTER DESCRIPTION	REGISTER	OFFSET	
PMM control 0	PMMCTL0	00h	
PMM control 1	PMMCTL1	02h	
PMM control 2	PMMCTL2	04h	
PMM interrupt flags	PMMIFG	0Ah	
PM5 Control 0	PM5CTL0	10h	

Table 9-32. SYS Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootloader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus Error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh
System configuration 0	SYSCFG0	20h
System configuration 1	SYSCFG1	22h
System configuration 2	SYSCFG2	24h

Table 9-33. CS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CS control register 0	CSCTL0	00h
CS control register 1	CSCTL1	02h
CS control register 2	CSCTL2	04h
CS control register 3	CSCTL3	06h
CS control register 4	CSCTL4	08h
CS control register 5	CSCTL5	0Ah
CS control register 6	CSCTL6	0Ch
CS control register 7	CSCTL7	0Eh
CS control register 8	CSCTL8	10h

Table 9-34. FRAM Registers (Base Address: 01A0h)

· · · · · · · · · · · · · · · · · · ·				
REGISTER DESCRIPTION	REGISTER	OFFSET		
FRAM control 0	FRCTL0	00h		
General control 0	GCCTL0	04h		
General control 1	GCCTL1	06h		

Table 9-35. CRC Registers (Base Address: 01C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 9-36. WDT Registers (Base Address: 01CCh)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 9-37. Port P1, P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pulling register enable	P1REN	06h
Port P1 selection 0	P1SEL0	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pulling register enable	P2REN	07h
Port P2 selection 0 ⁽¹⁾	P2SEL0	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

⁽¹⁾ Port P2 selection register does not feature any valid bits. P2SEL0 presents for 16-bit Port A operation with P1SEL0.

Table 9-38. Port P3, P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pulling register enable	P3REN	06h
Port P3 selection 0 ⁽¹⁾	P3SEL0	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 pulling register enable	P4REN	07h
Port P4 selection 0	P4SEL0	0Bh

(1) Port P3 selection register does not feature any valid bits. P3SEL0 presents for 16-bit Port B operation with P4SEL0.

Table 9-39. Port P5, P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h



Table 9-39. Port P5, P6 Registers (Base Address: 0240h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 pulling register enable	P5REN	06h
Port P5 selection 0	P5SEL0	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 pulling register enable	P6REN	07h
Port P6 selection 0 ⁽¹⁾	P6SEL0	0Bh

(1) Port P6 selection register does not feature any valid bits. P6SEL0 presents for 16-bit Port C operation with P5SEL0.

Table 9-40. Port P7, P8 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 pulling register enable	P7REN	06h
Port P7 selection 0 ⁽¹⁾	P7SEL0	0Ah
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 pulling register enable	P8REN	07h
Port P8 selection 0	P8SEL0	0Bh

(1) Port P7 selection register does not feature any valid bits. P7SEL0 presents for 16-bit Port D operation with P8SEL0.

Table 9-41. Capacitive Touch IO Registers (Base Address: 02E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Capacitive Touch IO 0 control	CAPTIO0CTL	0Eh

Table 9-42. Timer0_A3 Registers (Base Address: 0300h)

Table 3-42. Tilllero_A3 Registers (Dase Address. 030011)		
REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

Table 9-43. Timer1_A3 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h



Table 9-43. Timer1_A3 Registers (Base Address: 0340h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 9-44. RTC Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET		
RTC control	RTCCTL	00h		
RTC interrupt vector	RTCIV	04h		
RTC modulo	RTCMOD	08h		
RTC counter	RTCCNT	0Ch		

Table 9-45. eUSCI_A0 Registers (Base Address: 0500h)

REGISTER DESCRIPTION	REGISTER	OFFSET	
eUSCI_A control word 0	UCA0CTLW0	00h	
eUSCI_A control word 1	UCA0CTLW1	02h	
eUSCI_A control rate 0	UCA0BR0	06h	
eUSCI_A control rate 1	UCA0BR1	07h	
eUSCI_A modulation control	UCA0MCTLW	08h	
eUSCI_A status	UCA0STAT	0Ah	
eUSCI_A receive buffer	UCA0RXBUF	0Ch	
eUSCI_A transmit buffer	UCA0TXBUF	0Eh	
eUSCI_A LIN control	UCA0ABCTL	10h	
eUSCI_A IrDA transmit control	IUCA0IRTCTL	12h	
eUSCI_A IrDA receive control	IUCA0IRRCTL	13h	
eUSCI_A interrupt enable	UCA0IE	1Ah	
eUSCI_A interrupt flags	UCA0IFG	1Ch	
eUSCI_A interrupt vector word	UCA0IV	1Eh	



Table 9-46. eUSCI_B0 Registers (Base Address: 0540h)

REGISTER DESCRIPTION	REGISTER	OFFSET	
eUSCI_B control word 0	UCB0CTLW0	00h	
eUSCI_B control word 1	UCB0CTLW1	02h	
eUSCI_B bit rate 0	UCB0BR0	06h	
eUSCI_B bit rate 1	UCB0BR1	07h	
eUSCI_B status word	UCB0STATW	08h	
eUSCI_B byte counter threshold	UCB0TBCNT	0Ah	
eUSCI_B receive buffer	UCB0RXBUF	0Ch	
eUSCI_B transmit buffer	UCB0TXBUF	0Eh	
eUSCI_B I2C own address 0	UCB0I2COA0	14h	
eUSCI_B I2C own address 1	UCB0I2COA1	16h	
eUSCI_B I2C own address 2	UCB0I2COA2	18h	
eUSCI_B I2C own address 3	UCB0I2COA3	1Ah	
eUSCI_B receive address	UCB0ADDRX	1Ch	
eUSCI_B address mask	UCB0ADDMASK	1Eh	
eUSCI_B I2C slave address	UCB0I2CSA	20h	
eUSCI_B interrupt enable	UCB0IE	2Ah	
eUSCI_B interrupt flags	UCB0IFG	2Ch	
eUSCI_B interrupt vector word	UCB0IV	2Eh	

Table 9-47. LCD Registers (Base Address: 0600h)

REGISTER DESCRIPTION REGISTER OFFSET						
LCD control register 0	LCDCTL0	00h				
LCD control register 1	LCDCTL1	02h				
LCD blink control register	LCDBLKCTL	04h				
LCD memory control register	LCDMEMCTL	06h				
LCD voltage control register	LCDVCTL	08h				
LCD port control 0	LCDPCTL0	0Ah				
LCD port control 1	LCDPCTL1	0Ch				
LCD port control 2	LCDPCTL2	0Eh				
LCD COM/SEG select register	LCDCSS0	14h				
LCD COM/SEG select register	LCDCSS1	16h				
LCD COM/SEG select register	LCDCSS2	18h				
LCD interrupt vector	LCDIV	1Eh				
Display memory Static and 2 to 4 mux modes						
LCD memory 0	LCDM0	20h				
LCD memory 1	LCDM1	21h				
LCD memory 2	LCDM2	22h				
:	÷ :	<u> </u>				
LCD memory 19	LCDM19	33h				
Reserved ⁽¹⁾		34h				
:	i i	<u> </u>				
Reserved ⁽¹⁾		3Fh				



Table 9-47. LCD Registers (Base Address: 0600h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET	
Blinking memory for Static and 2 to 4 mux modes			
LCD blinking memory 0	LCDBM0	40h	
LCD blinking memory 1	LCDBM1	41h	
:	:	:	
LCD blinking memory 19	LCDBM19	53h	
Reserved ⁽¹⁾		54h	
:	i i	i i	
Reserved ⁽¹⁾		5Fh	
Display memory for 5 to 8 mux modes			
LCD memory 0	LCDM0	20h	
LCD memory 1	LCDM1	21h	
LCD memory 2	LCDM2	22h	
:	i i	i i	
LCD memory 39	LCDM39	47h	
Reserved ⁽²⁾		48h	
:	:	:	
Reserved ⁽²⁾		5Fh	

- (1) In static and 2-mux to 4-mux modes, LCD memory and blink memory 40 to 63 are not physically implemented.
- (2) In 5-mux to 8-mux modes, LCD memory and blink memory 40 to 63 are not physically implemented.

Table 9-48. Backup Memory Registers (Base Address: 0660h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Backup memory 0	BAKMEM0	00h
Backup memory 1	BAKMEM1	02h
Backup memory 2	BAKMEM2	04h
Backup memory 3	BAKMEM3	06h
Backup memory 4	BAKMEM4	08h
Backup memory 5	BAKMEM5	0Ah
Backup memory 6	BAKMEM6	0Ch
Backup memory 7	BAKMEM7	0Eh
Backup memory 8	BAKMEM8	10h
Backup memory 9	BAKMEM9	12h
Backup memory 10	BAKMEM10	14h
Backup memory 11	BAKMEM11	16h
Backup memory 12	BAKMEM12	18h
Backup memory 13	BAKMEM13	1Ah
Backup memory 14	BAKMEM14	1Ch
Backup memory 15	BAKMEM15	1Eh



Table 9-49. ADC Registers (Base Address: 0700h)

REGISTER DESCRIPTION	REGISTER	OFFSET	
ADC control register 0	ADCCTL0	00h	
ADC control register 1	ADCCTL1	02h	
ADC control register 2	ADCCTL2	04h	
ADC window comparator low threshold	ADCLO 06h		
ADC window comparator high threshold	ADCHI	08h	
ADC memory control register 0	ADCMCTL0	0Ah	
ADC conversion memory register	ADCMEM0	12h	
ADC interrupt enable	ADCIE	1Ah	
ADC interrupt flags	ADCIFG	1Ch	
ADC interrupt vector word	ADCIV	1Eh	

9.12 Identification

9.12.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 11.4.

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in Section 9.10.

9.12.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 11.4.

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in Section 9.10.

9.12.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in *MSP430 Programming With the JTAG Interface*.



10 Applications, Implementation, and Layout

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Device Connection and Layout Fundamentals

This section discusses the recommended guidelines when designing with the MSP430FR413x devices. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

10.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 10-µF plus a 100-nF low-ESR ceramic decoupling capacitor to the DVCC and DVSS pins (see Figure 10-1). Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters).




Figure 10-1. Power Supply Decoupling

10.1.2 External Oscillator

This device supports only a low-frequency crystal (32 kHz) on the XIN and XOUT pins. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the XIN input pin that meet the specifications of the respective oscillator if the appropriate XT1BYPASS mode is selected. In this case, the associated XOUT pin can be used for other purposes. If they are left unused, they must be terminated according to Section 7.4.

Figure 10-2 shows a typical connection diagram.




Figure 10-2. Typical Crystal Connection

See MSP430 32-kHz Crystal Oscillators for more information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.

10.1.3 JTAG


With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if



desired. Figure 10-3 shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. Figure 10-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).

The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply V_{CC} to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a V_{CC} -sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The V_{CC} -sense feature senses the local VCC present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. Figure 10-3 and Figure 10-4 show a jumper block that supports both scenarios of supplying V_{CC} to the target board. If this flexibility is not required, the desired V_{CC} connections may be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.


For additional design information regarding the JTAG interface, see the MSP430 Hardware Tools User's Guide.



- A. If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- B. The upper limit for C1 is 1.1 nF when using current TI tools.

Figure 10-3. Signal Connections for 4-Wire JTAG Communication





- A. Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- B. The device RST/NMI/SBWTDIO pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 1.1 nF when using current TI tools.

Figure 10-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

10.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR), SFRRPCR.

In reset mode, the RST/NMI pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting SYSNMI causes the RST/NMI pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI. When an external NMI event occurs, the NMIIFG is set.

The \overline{RST}/NMI pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the \overline{RST}/NMI pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-k Ω pullup resistor to the \overline{RST}/NMI pin with a 1.1-nF pulldown capacitor. The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

See the MSP430FR4xx and MSP430FR2xx Family User's Guide for more information on the referenced control registers and bits.

10.1.5 Unused Pins

For details on the connection of unused pins, see Section 7.4.



10.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See MSP430 32-kHz
 Crystal Oscillators for recommended layout guidelines.
- Proper bypass capacitors on DVCC and reference pins, if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See MSP430 System-Level ESD Considerations for guidelines.

10.1.7 Do's and Don'ts

During power up, power down, and device operation, DVCC must not exceed the limits specified in *Section 8.1*. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

10.2 Peripheral- and Interface-Specific Design Information

10.2.1 ADC Peripheral

10.2.1.1 Partial Schematic

Figure 10-5 shows the recommended circuit for ADC grounding and noise reduction.




Figure 10-5. ADC Grounding and Noise Considerations

10.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in Section 10.1.1 combined with the connections shown in Section 10.2.1.1 prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. TI recommends a noise-free design using separate analog and digital ground planes with a single-point connection to achieve high accuracy.

Figure 10-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as described in the sections ADC Pin Enable and 1.2-V Reference Settings of the MSP430FR4xx and MSP430FR2xx Family User's Guide.

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10-µF capacitor buffers the reference pin and filters low-frequency ripple. A 100-nF bypass capacitor filters out high-frequency noise.



10.2.1.3 Layout Guidelines

Components that are shown in the partial schematic (see Figure 10-5) should be placed as close as possible to the respective device pins to avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

10.2.2 LCD_E Peripheral

10.2.2.1 Partial Schematic

Required LCD connections greatly vary by the type of display that is used (static or multiplexed), whether external or internal biasing is used, and also whether the on-chip charge pump is employed. For any display used, LCD_E has configurable segment (Sx) or common (COMx) signals connected to the MCU which allows optimal PCB layout and for the design of the application software.

Because LCD connections are application specific, it is difficult to provide a single one-fits-all schematic. However, for an example of connecting a 4-mux LCD with 27 segment lines that has a total of $4 \times 27 = 108$ individually addressable LCD segments to an MSP430FR4133, see the MSP-EXP430FR4133 LaunchPad development kit as a reference.

10.2.2.2 Design Requirements

Due to the flexibility of the LCD_E peripheral module to accommodate various segment-based LCDs, selecting the right display for the application in combination with determining specific design requirements is often an iterative process. There can be well-defined requirements in terms of how many individually addressable LCD segments must be controlled, what the requirements for LCD contrast are, which device pins are available for LCD use and which are required by other application functions, and what the power budget is, to name just a few. TI strongly recommends reviewing the LCD_E peripheral module chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide during the initial design requirements and decision process. Table 10-1 provides a brief overview over different choices that can be made and their impact.



Table 10-1. LCD_E Design Options

OPTION OR FEATURE	IMPACT OR USE CASE
Multiplexed LCD	Enable displays with more segments
	Use fewer device pins
	LCD contrast decreases as mux level increases
	Power consumption increases with mux level
	Requires multiple intermediate bias voltages
Static LCD	Limited number of segments that can be addressed
	Use a relatively large number of device pins
	Use the least amount of power
	Use only V _{CC} and GND to drive LCD signals
Internal Bias Generation	Simpler solution – no external circuitry
	Independent of V _{LCD} source
	Somewhat higher power consumption
External Bias Generation	Requires external resistor ladder divider
	Resistor size depends on display
	Ability to adjust drive strength to optimize tradeoff between power consumption and good drive of large segments (high capacitive load)
	External resistor ladder divider can be stabilized through capacitors to reduce ripple
Internal Charge Pump	 Helps ensure a constant level of contrast despite decaying supply voltage conditions (battery-powered applications)
	Programmable voltage levels allow software-driven contrast control
	Requires an external capacitor on the LCDCAP pins
	Higher current consumption than simply using V _{CC} for the LCD driver

10.2.2.3 Detailed Design Procedure

A major component in designing the LCD solution is determining the exact connections between the LCD_E peripheral module and the display itself. Two basic design processes can be employed for this step, although often a balanced co-design approach is recommended:

- · PCB layout-driven design
- Software-driven design

In the PCB layout-driven design process, LCD_E offers configurable segment Sx and common COMx signals which are connected to the respective MSP430 device pins so that the routing of the PCB can be optimized to minimize signal crossings and to keep signals on one side of the PCB only, typically the top layer. For example, using a multiplexed LCD, it is possible to arbitrarily connect the Sx and COMx signals between the LCD and the MSP430 device as long as segment lines are swapped with segment lines and common lines are swapped with common lines. It is also possible to not contiguously connect all segment lines but rather skip LCD_E module segment connections to optimize layout or to allow access to other functions that may be multiplexed on a particular device port pin. Employing a purely layout-driven design approach, however, can result in the LCD_E module control bits that are responsible for turning on and off segments to appear scattered throughout the memory map of the LCD controller (LCDMx registers). This approach potentially places a rather large burden on the software design that may also result in increased energy consumption due to the computational overhead required to work with the LCD.

The other extreme is a purely software-driven approach that starts with the idea that control bits for LCD segments that are frequently turned on and off together should be co-located in memory in the same LCDMx register or in adjacent registers. For example, in case of a 4-mux display that contains several 7-segment digits, from a software perspective it can be very desirable to control all 7 segments of each digit though a single byte-wide access to an LCDMx register. And consecutive segments are mapped to consecutive LCDMx registers. This allows use of simple look-up tables or software loops to output numbers on an LCD, reducing



computational overhead and optimizing the energy consumption of an application. Establishing of the most convenient memory layout needs to be performed in conjunction with the specific LCD that is being used to understand its design constraints in terms of which segment and which common signals are connected to, for example, a digit.

For design information regarding the LCD controller input voltage selection including internal and external options, contrast control, and bias generation, see the LCD_E controller chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide.

10.2.2.4 Layout Guidelines

LCD segment (Sx) and common (COMx) signal traces are continuously switching while the LCD is enabled and should, therefore, be kept away from sensitive analog signals such as ADC inputs to prevent any noise coupling. TI recommends keeping the LCD signal traces on one side of the PCB grouped together in a bus-like fashion. A ground plane underneath the LCD traces and guard traces employed alongside the LCD traces can provide shielding.

If the internal charge pump of the LCD module is used, the externally provided capacitor on the LCDCAP0 and LCDCAP1 pins should be located as close as possible to the MCU. The capacitor should be connected to the device using a short and direct trace.

For an example layout of connecting a 4-mux LCD with 27 segments to an MSP430FR4133 and using the charge pump feature, see the MSP-EXP430FR4133 LaunchPad development kit.

10.2.3 Timer

10.2.3.1 Generate Accurate PWM Using Internal Oscillator

Generating an accurate PWM signal using the device internal oscillator is an important feature for many cost-sensitive applications in which an external crystal is not desired. The MSP430FR4133 uses an on-chip 32-kHz RC oscillator (REFO) combined with the 16-MHz digitally controlled oscillator (DCO) with frequency-locked loop (FLL) to provide the clock source for the timer peripheral to generate the PWM. The REFO frequency may change across different temperatures. To achieve improved PWM accuracy, application software may periodically measure the device temperature and compute an appropriate timer capture/compare correction value to offset for REFO temperature drift. For more information on how to implement this algorithm refer to *How to Achieve Higher Accuracy Timer with Internal Oscillator on MSP430*. Figure 10-6 shows the absolute value of a typical error percentage for a 44-kHz PWM signal over the temperature range.

The absolute value error percentages shown below can be interpreted as either positive or negative resulting in a slightly faster or slower PWM frequency.




Figure 10-6. Calibrated 44-kHz Timer PWM Error Magnitude



10.3 Typical Applications

Table 10-2 lists reference designs that demonstrate use of the MSP430FR413x family of devices in different real-world application scenarios. Consult these designs for additional guidance regarding schematic, layout, and software implementation. For the most up-to-date list of available reference designs, visit TI reference designs.

Table 10-2. Reference Designs

DESIGN NAME	LINK
Thermostat Implementation With MSP430FR4xx	TIDM-FRAM-THERMOSTAT
Water Meter Implementation With MSP430FR4xx	TIDM-FRAM-WATERMETER
Remote Controller of Air Conditioner Using Low-Power Microcontroller	TIDM-REMOTE-CONTROLLER-FOR-AC



11 Device and Documentation Support

11.1 Getting Started

For an introduction to the MSP430 family of devices and the tools and libraries that are available to help with your development, visit the MSP430™ ultra-low-power sensing & measurement MCUs overview.

11.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device


XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 11-1 provides a legend for reading the complete device name.



Processor Family	MSP = Mixed-Signal Processor XMS = Experimental Silicon			
Platform	430 = TI's 16-Bit MSP430 Low-Power Microcontroller Platform			
Memory Type	FR = FRAM			
Series	4 = FRAM 4 series up to 16 MHz with LCD			
Feature Set	First and Second Digits: ADC Channels / 16-bit Timers / I/Os 13 = Up to 10 / 3 / Up to 60 Third Digit: FRAM (KB) / SRAM 3 = 16 / 2 2 = 8 / 1 1 = 4 / 0.5			
Temperature Range	I = -40°C to 85°C			
Packaging	http://www.ti.com/packaging			
Distribution Format	T = Small reel R = Large reel No marking = Tube or tray			

Figure 11-1. Device Nomenclature



11.3 Tools and Software

Table 11-1 lists the debug features supported by the MSP430FR413x microcontrollers. See the *Code Composer Studio IDE for MSP430 MCUs User's Guide* for details on the available features.

Table 11-1. Hardware Features

MSP430 ARCHITECTURE	4-WIRE JTAG	2-WIRE JTAG	BREAK- POINTS (N)	RANGE BREAK- POINTS	CLOCK CONTROL	STATE SEQUENCER	TRACE BUFFER	LPMX.5 DEBUGGING SUPPORT
MSP430Xv2	Yes	Yes	3	Yes	Yes	No	No	No

Design Kits and Evaluation Modules

MSP430FR4133 LaunchPad Development Kit

The MSP-EXP430FR4133 LaunchPad development kit is an easy-to-use Evaluation Module (EVM) for the MSP430FR4133 microcontroller. It contains everything needed to start developing on the MSP430 ultra-low-power (ULP) FRAM-based microcontroller (MCU) platform, including on-board emulation for programming, debugging, and energy measurements.

MSP-TS430PM64D Target Development Board for MSP430FR2x/4x MCUs

The MSP-TS430PM64D is a stand-alone 64-pin ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.

MSP-FET430U64D Target Development Board (64-pin) and MSP-FET Programmer Bundle for MSP430FR2x/4x MCUs

The MSP-FET430U64D is a bundle containing the MSP-FET emulator and MSP-TS430PM64D 64-pin ZIF socket target board to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.

Software

MSP430Ware[™] Software

MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 MCU design resources, MSP430Ware software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a stand-alone package.

MSP430FR413x, MSP430FR203x Code Examples

C code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.

FRAM Embedded Software Utilities for MSP Ultra-Low-Power Microcontrollers

The TI FRAM Utilities software is designed to grow as a collection of embedded software utilities that leverage the ultra-low-power and virtually unlimited write endurance of FRAM. The utilities are available for MSP430FRxx FRAM microcontrollers and provide example code to help start application development.

MSP430 Touch Pro GUI

The MSP430 Touch Pro Tool is a PC-based tool that can be used to verify capacitive touch button, slider, and wheel designs. The tool receives and visualizes captouch sensor data to help the user quickly and easily evaluate, diagnose, and tune button, slider, and wheel designs.



MSP430 Touch Power Designer GUI

The MSP430 Capacitive Touch Power Designer enables the calculation of the estimated average current draw for a given MSP430 capacitive touch system. By entering system parameters such as operating voltage, frequency, number of buttons, and button gate time, the user can have a power estimate for a given capacitive touch configuration on a given device family in minutes.

Digital Signal Processing (DSP) Library for MSP Microcontrollers

The Digital Signal Processing library is a set of highly optimized functions to perform many common signal processing operations on fixed-point numbers for MSP430 and MSP432 microcontrollers. This function set is typically used for applications where processing-intensive transforms are done in real-time for minimal energy and with very high accuracy. This optimal use of the MSP intrinsic hardware for fixed-point math allows for significant performance gains.

MSP Driver Library

The abstracted API of MSP Driver Library provides easy-to-use function calls that free you from directly manipulating the bits and bytes of the MSP430 hardware. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.

MSP EnergyTrace Technology

EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the energy profile of the application and helps to optimize it for ultra-low-power consumption.

ULP (Ultra-Low Power) Advisor

ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully use the unique ultralow-power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to help minimize the energy consumption of your application. At build time, ULP Advisor provides notifications and remarks to highlight areas of your code that can be further optimized for lower power.

Fixed Point Math Library for MSP

The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.

Floating Point Math Library for MSP430

Continuing to innovate in the low-power and low-cost microcontroller space, TI provides MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating-point math library of scalar functions is up to 26 times faster than the standard MSP430 math functions. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio IDE and IAR Embedded Workbench IDE.

Development Tools

Code Composer Studio[™] Integrated Development Environment for MSP Microcontrollers

Code Composer Studio (CCS) integrated development environment (IDE) supports all MSP microcontroller devices. CCS comprises a suite of embedded software utilities used to develop and debug embedded applications. CCS includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.



Command-Line Programmer

MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) directly to the MSP microcontroller without an IDE.

MSP MCU Programmer and Debugger

The MSP-FET is a powerful emulation development tool – often called a debug probe – which lets users quickly begin application development on MSP low-power MCUs. Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging.

MSP-GANG Production Programmer

The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that let the user fully customize the process.

11.4 Documentation Support

The following documents describe the MSP430FR413x microcontrollers. Copies of these documents are available on the Internet at www.ti.com.

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

Errata

MSP430FR4133 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430FR4132 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430FR4131 Device Erratasheet

Describes the known exceptions to the functional specifications.

User's Guides

MSP430FR4xx and MSP430FR2xx Family User's Guide

Detailed description of all modules and peripherals available in this device family.

MSP430 FRAM Device Bootloader (BSL) User's Guide

The bootloader (BSL) on MSP430 MCUs lets users communicate with embedded memory in the MSP430 MCU during the prototyping phase, final production, and in service. Both the programmable memory (FRAM memory) and the data memory (RAM) can be modified as required.

MSP430 Programming With the JTAG Interface

This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).



MSP430 Hardware Tools User's Guide

This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

MSP430 FRAM Technology – How To and Best Practices

FRAM is a nonvolatile memory technology that behaves similar to SRAM while enabling a whole host of new applications, but also changing the way firmware should be designed. This application report outlines the how to and best practices of using FRAM technology in MSP430 from an embedded software development perspective. It discusses how to implement a memory layout according to application-specific code, constant, data space requirements, and the use of FRAM to optimize application energy consumption.

MSP430 32-kHz Crystal Oscillators

Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.

MSP430 System-Level ESD Considerations

System-level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs.

11.5 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.



11.6 Trademarks

LaunchPad[™], MSP430Ware[™], MSP430[™], Code Composer Studio[™], TI E2E[™], ULP Advisor[™], are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.8 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

11.9 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
M430FR4131IG48RG4	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
M430FR4131IG48RG4.A	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
M430FR4133IG56RG4	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
M430FR4133IG56RG4.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4131IG48	Active	Production	TSSOP (DGG) 48	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IG48.A	Active	Production	TSSOP (DGG) 48	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IG48R	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IG48R.A	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IG56	Active	Production	TSSOP (DGG) 56	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IG56.A	Active	Production	TSSOP (DGG) 56	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IG56R	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IG56R.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4131IPMR.A	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4131
MSP430FR4132IG48	Active	Production	TSSOP (DGG) 48	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IG48.A	Active	Production	TSSOP (DGG) 48	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IG48R	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IG48R.A	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IG56	Active	Production	TSSOP (DGG) 56	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IG56.A	Active	Production	TSSOP (DGG) 56	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IG56R	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IG56R.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4132IPMR.A	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4132
MSP430FR4133IG48	Active	Production	TSSOP (DGG) 48	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IG48.A	Active	Production	TSSOP (DGG) 48	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IG48R	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IG48R.A	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IG56	Active	Production	TSSOP (DGG) 56	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133

9-Nov-2025

www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
MSP430FR4133IG56.A	Active	Production	TSSOP (DGG) 56	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IG56R	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IG56R.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IPM	Active	Production	LQFP (PM) 64	160 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IPM.A	Active	Production	LQFP (PM) 64	160 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133
MSP430FR4133IPMR.A	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	FR4133

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025



TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
M430FR4131IG48RG4	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
M430FR4133IG56RG4	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
MSP430FR4131IG48R	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430FR4131IG56R	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
MSP430FR4131IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430FR4132IG48R	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430FR4132IG56R	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
MSP430FR4132IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430FR4133IG48R	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430FR4133IG56R	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
MSP430FR4133IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2





*All dimensions are nominal

All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
M430FR4131IG48RG4	TSSOP	DGG	48	2000	350.0	350.0	43.0
M430FR4133IG56RG4	TSSOP	DGG	56	2000	350.0	350.0	43.0
MSP430FR4131IG48R	TSSOP	DGG	48	2000	350.0	350.0	43.0
MSP430FR4131IG56R	TSSOP	DGG	56	2000	350.0	350.0	43.0
MSP430FR4131IPMR	LQFP	PM	64	1000	350.0	350.0	43.0
MSP430FR4132IG48R	TSSOP	DGG	48	2000	350.0	350.0	43.0
MSP430FR4132IG56R	TSSOP	DGG	56	2000	350.0	350.0	43.0
MSP430FR4132IPMR	LQFP	PM	64	1000	350.0	350.0	43.0
MSP430FR4133IG48R	TSSOP	DGG	48	2000	350.0	350.0	43.0
MSP430FR4133IG56R	TSSOP	DGG	56	2000	350.0	350.0	43.0
MSP430FR4133IPMR	LQFP	PM	64	1000	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MSP430FR4131IG48	DGG	TSSOP	48	40	530	11.89	3600	4.9
MSP430FR4131IG48.A	DGG	TSSOP	48	40	530	11.89	3600	4.9
MSP430FR4131IG56	DGG	TSSOP	56	35	530	11.89	3600	4.9
MSP430FR4131IG56.A	DGG	TSSOP	56	35	530	11.89	3600	4.9
MSP430FR4132IG48	DGG	TSSOP	48	40	530	11.89	3600	4.9
MSP430FR4132IG48.A	DGG	TSSOP	48	40	530	11.89	3600	4.9
MSP430FR4132IG56	DGG	TSSOP	56	35	530	11.89	3600	4.9
MSP430FR4132IG56.A	DGG	TSSOP	56	35	530	11.89	3600	4.9
MSP430FR4133IG48	DGG	TSSOP	48	40	530	11.89	3600	4.9
MSP430FR4133IG48.A	DGG	TSSOP	48	40	530	11.89	3600	4.9
MSP430FR4133IG56	DGG	TSSOP	56	35	530	11.89	3600	4.9
MSP430FR4133IG56.A	DGG	TSSOP	56	35	530	11.89	3600	4.9



TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
MSP430FR4133IPM	PM	LQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13
MSP430FR4133IPM.A	PM	LQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13



PLASTIC QUAD FLATPACK




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025