



MPC506A MPC507A

SBFS018A - JANUARY 1988 - REVISED OCTOBER 2003

Single-Ended 16-Channel/Differential 8-Channel CMOS ANALOG MULTIPLEXERS

FEATURES

- ANALOG OVERVOLTAGE PROTECTION: 70V_{PP}
- NO CHANNEL INTERACTION DURING OVERVOLTAGE
- BREAK-BEFORE-MAKE SWITCHING
- ANALOG SIGNAL RANGE: ±15V
- STANDBY POWER: 7.5mW typ
- TRUE SECOND SOURCE

DESCRIPTION


The MPC506A is a 16-channel single-ended analog multiplexer, and the MPC507A is an 8-channel differential multiplexer.


The MPC506A and MPC507A multiplexers have input overvoltage protection. Analog input voltages may exceed either power supply voltage without damaging the device or disturbing the signal path of other channels. The protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand $70V_{PP}$ signal levels and standard ESD tests. Signal sources are protected from short circuits should multiplexer power loss occur; each input presents a $1k\Omega$ resistance under this condition. Digital inputs can also sustain continuous faults up to 4V greater than either supply voltage.

These features make the MPC506A and MPC507A ideal for use in systems where the analog signals originate from external equipment or separately powered sources.

The MPC506A and MPC507A are fabricated with Burr-Brown's dielectrically isolated CMOS technology. The multiplexers are available in plastic DIP and plastic SOIC packages. Temperature range is -40/+85°C.

FUNCTIONAL DIAGRAMS







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ELECTRICAL CHARACTERISTICS


 $Supplies = +15V, -15V; V_{REF} (Pin 13) = Open; V_{AH} (Logic \ Level \ High) = +4.0V; V_{AL} (Logic \ Level \ Low) = +0.8V \ unless \ otherwise \ specified.$

		_ N	MPC506A/MPC507A				
PARAMETER	TEMP	MIN	TYP	MAX	UNITS		
ANALOG CHANNEL CHARACTERISTICS							
V _s , Analog Signal Range	Full	-15		+15	V		
R _{ON} , On Resistance ⁽¹⁾	+25°C		1.3	1.5	kΩ		
ON ²	Full		1.5	1.8	kΩ		
I _s (OFF), Off Input Leakage Current	+25°C		0.5		nA		
3, ,,	Full			10	nA		
I _D (OFF), Off Output Leakage Current	+25°C		0.2		nA		
MPC506A	Full			5	nA		
MPC507A	Full			5	nA		
I _D (OFF) with Input Overvoltage Applied ⁽²⁾	+25°C		2		μΑ		
I _D (ON), On Channel Leakage Current	+25°C		2		nA		
MPC506A	Full		_	10	nA		
MPC507A	Full			10	nA		
I _{DIFF} Differential Off Output Leakage Current					""		
(MPC507A Only)	Full			10	nA		
DIGITAL INPUT CHARACTERISTICS							
V _{al} , Input Low Threshold	Full			0.8	V		
V _{AH} , Input High Threshold ⁽³⁾	Full	4.0			V		
V _{AI} , MOS Drive ⁽⁴⁾	+25°C			0.8	V		
V _{AH} , MOS Drive ⁽⁴⁾	+25°C	6.0			V		
I _A , Input Leakage Current (High or Low) ⁽⁵⁾	Full			1.0	μA		
SWITCHING CHARACTERISTICS							
t _a , Access Time	+25°C		0.3		μs		
Α,	Full			0.6	μs		
t _{OPEN} , Break-Before-Make Delay	+25°C	25	80		ns		
t _{on} (EN), Enable Delay (ON)	+25°C		200		ns		
ton (2.17), 2.142510 2.5143 (5.17)	Full			500	ns		
t _{OFF} (EN), Enable Delay (OFF)	+25°C		250	000	ns		
COFF (214), Enable Boldy (C11)	Full		200	500	ns		
Settling Time (0.1%)	+25°C		1.2	300	μs		
(0.01%)	+25°C		3.5		μs		
"OFF Isolation" ⁽⁶⁾	+25°C	50	68		dΒ		
C _s (OFF), Channel Input Capacitance	+25°C +25°C	30	5		рF		
C _p (OFF), Channel Output Capacitance: MPC506A	+25°C		50		pF pF		
MPC507A MPC506A	+25°C +25°C		25		pF pF		
C _a , Digital Input Capacitance	+25°C 25°C		5				
C _A , Digital Input Capacitance C _{DS} , (OFF), Input to Output Capacitance	25°C +25°C		0.1		pF pF		
POWER REQUIREMENTS	.200		· · · ·		F.		
	Full		7.5		m\//		
P _D , Power Dissipation			7.5	4.5	mW		
I+, Current Pin 1 ⁽⁷⁾	Full		0.7	1.5	mA		
I–, Current Pin 27 ⁽⁷⁾	Full		5	20	μΑ		

NOTES: (1) $V_{OUT} = \pm 10V$, $I_{OUT} = -100\mu A$. (2) Analog overvoltage = $\pm 33V$. (3) To drive from DTL/TTL circuits. $1k\Omega$ pull-up resistors to +5.0V supply are recommended. (4) $V_{REF} = +10V$. (5) Digital input leakage is primarily due to the clamp diodes. Typical leakage is less than 1nA at 25°C. (6) $V_{EN} = 0.8V$, $R_{L} = 1k\Omega$, $C_{L} = 15pF$, $V_{S} = 7Vrms$, f = 100kHz. Worst-case isolation occurs on channel 8 due to proximity of the output pins. (7) V_{EN} , $V_{A} = 0V$ or 4.0V.



PIN CONFIGURATION



TRUTH TABLES

MPC506A

A ₃	\mathbf{A}_{2}	A ₁	A _o	EN	"ON" CHANNEL
Х	Х	Х	Х	L	None
L	L	L	L	Н	1
L	L	L	Н	Н	2
L	L	Н	L	Н	3
L	L	Н	Н	Н	4
L	Н	L	L	Н	5
L	Н	L	Н	Н	6
L	Н	Н	L	Н	7
L	Н	Н	Н	Н	8
Н	L	L	L	Н	9
Н	L	L	Н	Н	10
Н	L	Н	L	Н	11
Н	L	Н	Н	Н	12
Н	Н	L	L	Н	13
Н	Н	L	Н	Н	14
Н	Н	Н	L	Н	15
Н	H	Н	Н	Н	16

MPC507A

$\mathbf{A}_{_{2}}$	A ₁	$\mathbf{A}_{_{0}}$	EN	"ON" CHANNEL PAIR
Х	Х	Х	L	None
L	L	L	Н	1
L	L	Н	Н	2
L	Н	L	Н	3
L	Н	Н	Н	4
Н	L	L	Н	5
Н	L	Н	Н	6
Н	Н	L	Н	7
Н	Н	Н	Н	8

ABSOLUTE MAXIMUM RATINGS(1)

Voltage between supply pins44V
V _{REF} to ground, V+ to ground22V
V- to ground
Digital input overvoltage:
V _{EN} , V _A : V _{SUPPLY} (+)+4V
V _{SUPPLY} (-)4V
or 20mA, whichever occurs first.
Analog input overvoltage:
V _S : V _{SUPPLY} (+)+20V
V _{SUPPLY} (-)20V
Continuous current, S or D
Peak current, S or D
(pulsed at 1ms, 10% duty cycle max)
Power dissipation*
Operating temperature range
Storage temperature range65°C to +150°C
*Derate 20.0mW/°C above T _A = 70


NOTE: (1) Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.


PACKAGE/ORDERING INFORMATION


For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

TYPICAL PERFORMANCE CURVES

T_A = +25°C unless otherwise noted.









DISCUSSION OF SPECIFICATIONS

DC CHARACTERISTICS

The static or dc transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance (R_{ON}), the load impedance, the source impedance, the load bias current and the multiplexer leakage current.

Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for singleended multiplexers are:

Source resistance loading error Multiplexer ON resistance error dc offset error caused by both load bias current and multiplexer leakage current.

Resistive Loading Errors

The source and load impedances will determine the input resistive loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedance of $10^8\Omega$ or greater will keep resistive loading errors to 0.002% or less for 1000Ω source impedances. A $10^6\Omega$ load impedance will increase source loading error to 0.2% or more.
- Use sources with impedances as low as possible. A 1000Ω source resistance will present less than 0.001% loading error and $10k\Omega$ source resistance will increase source loading error to 0.01% with a 10^8 load impedance.

Input resistive loading errors are determined by the following relationship (see Figure 1).




FIGURE 1. MPC506A Static Accuracy Equivalent Circuit.

Source and Multiplexer Resistive Loading Error

$$\in$$
 (R_S + R_{ON}) = $\frac{R_S + R_{ON}}{R_S + R_{ON} + R_L} \times 100$

where R_s = source resistance

 R_{L} = load resistance

 R_{ON} = multiplexer ON resistance

Input Offset Voltage

Bias current generates an input OFFSET voltage as a result of the IR drop across the multiplexer ON resistance and source resistance. A load bias current of 10nA will generate an offset voltage of $20\mu V$ if a $1k\Omega$ source is used. In general, for the MPC506A, the OFFSET voltage at the output is determined by:

$$V_{OFFSET} = (I_B + I_L) (R_{ON} + R_S)$$

where I_{R} = Bias current of device multiplexer is driving

I_L = Multiplexer leakage current

 $R_{ON} = Multiplexer ON resistance$

 R_s = Source resistance

Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low-level signals with full-scale ranges of 10mV to 100mV.

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

Referring to Figure 2, the effects of these errors can be minimized by following the general guidelines described in this section, especially for low-level multiplexing applications.




FIGURE 2. MPC507A Static Accuracy Equivalent Circuit.



Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low-level signals less than 50mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50mV FSR. Bias current matching will determine the input offset.
- The system dc common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be 10¹⁰Ω or higher.

SOURCE CHARACTERISTICS

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain-scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.

If the MPC507A is used for multiplexing high-level signals of 1V to 10V full-scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low-level signal applications.

DYNAMIC CHARACTERISTICS

Settling Time

The gate-to-source and gate-to-drain capacitance of the CMOS FET switches, the RC time constants of the source and the load determine the settling time of the multiplexer.

Governed by the charge transfer relation i = C (dV/dt), the charge currents transferred to both load and source by the analog switches are determined by the amplitude and rise time of the signal driving the CMOS FET switches and the gate-to-drain and gate-to-source junction capacitances as shown in Figures 3 and 4. Using this relationship, one can




FIGURE 3. Settling Time Effects—MPC506A.

see that the amplitude of the switching transients seen at the source and load decrease proportionally as the capacitance of the load and source increase. The trade-off for reduced switching transient amplitude is increased settling time. In effect, the amplitude of the transients seen at the source and load are:

$$dV_L = (i/C) dt$$

where i = C (dV/dt) of the CMOS FET switches

C = load or source capacitance

The source must then redistribute this charge, and the effect of source resistance on settling time is shown in the Typical Performance Curves. This graph shows the settling time for a 20V step change on the input. The settling time for smaller step changes on the input will be less than that shown in the curve.




FIGURE 4. Settling and Common-Mode Effects—MPC507A

Switching Time

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10V signal change between channels.

Crosstalk

Crosstalk is the amount of signal feedthrough from the seven (MPC507A) or 15 (MPC506A) OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel, OFF resistance and junction capacitances in series with the $R_{\rm ON}$ and $R_{\rm S}$ impedances of the ON channel. Crosstalk is measured with a 20Vp-p 1000Hz sine wave applied to all off channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.



Common-Mode Rejection (MPC507A Only)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. For the MPC507A, protection is provided for common-mode signals of ± 20 V above the power supply voltages with no damage to the analog switches.

The CMR of the MPC507A and Burr-Brown's INA110 instrumentation amplifier (G=100) is 110dB at DC to 10Hz with a 6dB/octave roll-off to 70dB at 1000Hz. This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown INA110 instrumentation amplifier connected for gains of 500, 100, and 10.


Factors which will degrade multiplexer and system DC CMR are:


- Amplifier bias current and differential impedance mismatch
- · Load impedance mismatch
- Multiplexer impedance and leakage current mismatch
- Load and source common-mode impedance

AC CMR roll-off is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.

SWITCHING WAVEFORMS


Typical at +25°C, unless otherwise noted.






PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS


 $\rm T_A = +25^{\circ}C, \ V_S = \pm 15V, \ \ V_{AM} = +4V, \ \ V_{AL} = 0.8V \ and \ V_{REF} = Open, \ unless \ otherwise \ noted.$






PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (CONT)


 $\rm T_A = +25^{\circ}C,~V_S = \pm 15V,~V_{AM} = +4V,~V_{AL} = 0.8V~and~V_{REF} = Open,~unless~otherwise~noted.$







PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (CONT)

 $\rm T_A = +25^{\circ}C, \ V_S = \pm 15V, \ \ V_{AM} = +4V, \ \ V_{AL} = 0.8V \ and \ V_{REF} = Open, \ unless \ otherwise \ noted.$







INSTALLATION AND OPERATING INSTRUCTIONS

The ENABLE input, pin 18, is included for expansion of the number of channels on a single node as illustrated in Figure 5. With ENABLE line at a logic 1, the channel is selected by the 3-bit (MPC507A or 4-bit MPC506A) Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to +V supply.

If the +15V and/or -15V supply voltage is absent or shorted to ground, the MPC507A and MPC506A multiplexers will not be damaged; however, some signal feedthrough to the output will occur. Total package power dissipation must not be exceeded.

For best settling speed, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pull up resistors are recommended (see Typical Performance Curves, Access Time).

To preserve common-mode rejection of the MPC507A, use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.




FIGURE 5. 64-Channel, Single-Tier Expansion.

CHANNEL EXPANSION

Single-Ended Multiplexer (MPC506A)

Up to 64 channels (four multiplexers) can be connected to a single node, or up to 256 channels using 17 MPC506A multiplexers on a two-tiered structure as shown in Figures 5 and 6

Differential Multiplexer (MPC507A)

Single or multitiered configurations can be used to expand multiplexer channel capacity up to 64 channels using a 64 x 1 or an 8 x 8 configuration.

Single-Node Expansion

The 64 x 1 configuration is simply eight (MPC507A) units tied to a single node. Programming is accomplished with a 6-bit counter, using the 3LSBs of the counter to control Channel Address inputs A_0 , A_1 , A_2 and the 3MSBs of the counter to drive a 1-of-8 decoder. The 1-of-8 decoder then is used to drive the ENABLE inputs (pin 18) of the MPC507A multiplexers.

Two-Tier Expansion

Using an 8 x 8 two-tier structure for expansion to 64 channels, the programming is simplified. The 6-bit counter output does not require a 1-of-8 decoder. The 3LSBs of the counter drive the A_0 , A_1 and A_2 inputs of the eight first-tier multiplexers and the 3MSBs of the counter are applied to the A_0 , A_1 , and A_2 inputs of the second-tier multiplexer.

Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, two-tier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced OFFSET), better CMR, and a more reliable configuration if a channel should fail ON in the single-node configuration, data cannot be taken from any channel, whereas only one channel group is failed (8 or 16) in the multitiered configuration.




FIGURE 6. Channel Expansion up to 256 Channels Using 16x16 Two-Tiered Expansion



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
MPC506AU	Active	Production	SOIC (DW) 28	20 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC506AU
MPC506AU.A	Active	Production	SOIC (DW) 28	20 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC506AU
MPC506AU.B	Active	Production	SOIC (DW) 28	20 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC506AU
MPC506AU/1K	Active	Production	SOIC (DW) 28	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	MPC506AU
MPC506AU/1K.A	Active	Production	SOIC (DW) 28	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC506AU
MPC506AU/1K.B	Active	Production	SOIC (DW) 28	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC506AU
MPC506AUG4	Active	Production	SOIC (DW) 28	20 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC506AU
MPC507AU	Active	Production	SOIC (DW) 28	20 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC507AU
MPC507AU.A	Active	Production	SOIC (DW) 28	20 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC507AU
MPC507AU/1K	Active	Production	SOIC (DW) 28	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC507AU
MPC507AU/1K.A	Active	Production	SOIC (DW) 28	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC507AU
MPC507AUG4	Active	Production	SOIC (DW) 28	20 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MPC507AU

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MPC506AU/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MPC507AU/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MPC506AU/1K	SOIC	DW	28	1000	356.0	356.0	53.0
MPC507AU/1K	SOIC	DW	28	1000	356.0	356.0	53.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MPC506AU	DW	SOIC	28	20	507	12.83	5080	6.6
MPC506AU.A	DW	SOIC	28	20	507	12.83	5080	6.6
MPC506AU.B	DW	SOIC	28	20	507	12.83	5080	6.6
MPC506AUG4	DW	SOIC	28	20	507	12.83	5080	6.6
MPC507AU	DW	SOIC	28	20	507	12.83	5080	6.6
MPC507AU.A	DW	SOIC	28	20	507	12.83	5080	6.6
MPC507AUG4	DW	SOIC	28	20	507	12.83	5080	6.6

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025