

# MCF8316D-Q1 Automotive Sensorless Field Oriented Control (FOC) Integrated FET **BLDC** Driver

### 1 Features

- AEC-Q100 qualified for automotive applications
  - Temperature Grade-1 : –40°C ≤ T<sub>A</sub> ≤ 125°C
- Three-phase BLDC motor driver with integrated sensorless motor control algorithm
  - Code-free Field Oriented Control (FOC)
  - Speed, current, power, or voltage control
  - Forward and reverse windmilling support
  - Configurable power and speed limit
  - Lead angle adjustment for high efficiency
  - Improved acoustic performance with soft-start, soft-stop and dead time compensation
  - Offline motor parameter measurement (MPET)
  - Analog, PWM, frequency, or I<sup>2</sup>C speed input
  - Configurable motor start-up and stop options
  - Flux weakening for high-speed operation
  - Anti-voltage surge (AVS) protection
- 4.5 to 35V operating voltage (40V abs max)
- High output current capability: 8A peak
- Low MOSFET on-state resistance
  - $R_{DS(ON)}$  (HS + LS) at  $T_A = 25$ °C :  $95m\Omega$  (typ.)
- Low power sleep mode: Refer Table 6-8
  - 5 $\mu$ A (maximum) at  $V_{VM}$  = 24V,  $T_A$  = 25 $^{\circ}$ C
- Speed loop accuracy: 3% with internal clock and 1% with external clock reference
- Configurable EEPROM with R/W security to store device configuration
- Built-in current sensing
- Built-in 3.3V/5V, 170mA buck regulator
- Built-in 3.3V, 20mA LDO regulator
- Dedicated DRVOFF pin to disable (Hi-Z) outputs
- Spread spectrum, PWM dithering, and slew rate for EMI reduction
- Suite of integrated protection features
  - Supply under voltage lockout (UVLO)
  - Supply over voltage protection (OVP)
  - Motor lock detection
  - Configurable current limit
  - Thermal warning and shutdown (OTW/TSD)
  - Fault condition indication pin (nFAULT)
  - Optional fault diagnostics over I<sup>2</sup>C interface

### 2 Applications

- Brushless-DC (BLDC) Motor Modules
- **Automotive Seat Cooling Fans**
- **Automotive Thermal Management Pumps and Blowers**

## 3 Description

The MCF8316D-Q1 provides a single-chip, codefree sensorless FOC device for driving 12 to 24V brushless-DC motors (BLDC) or Permanent Magnet Synchronous motor (PMSM) up to 8A peak current. The MCF8316D-Q1 integrates three ½-bridges with 40V absolute maximum capability and a very low  $R_{DS(ON)}$  of 95m $\Omega$  (HS+LS FETs). MCF8316D-Q1 integrates a buck regulator (3.3V/5V, 170mA) and LDO (3.3V, 20mA) that can be used to power external circuits.

The FOC algorithm configuration can be stored in non-volatile EEPROM, which allows the device to operate stand-alone once the device has been configured. The device receives a speed command through a PWM input, analog voltage, variable frequency square wave or I<sup>2</sup>C command. There are a large number of protection features integrated into the MCF8316D-Q1, intended to protect the device, motor, and system against fault events.

#### **Device Information** (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM) <sup>2</sup>
MCF8316DVQRGFRQ1	VQFN (40)	7.00mm x 5.00mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable

#### Documentation for reference:

- Refer MCF8316D-Q1 EVM User's Guide
- Refer to the MCF8316D-Q1 EVM GUI




Figure 3-1. Simplified Schematic



# **Table of Contents**

1 Features	1	7.2 Fault_Configuration Registers	<mark>12</mark> 1
2 Applications	1	7.3 Hardware Configuration Registers	129
3 Description		7.4 Internal_Algorithm_Configuration Registers	142
4 Pin Configuration and Functions	3	8 RAM (Volatile) Register Map	
5 Specifications		8.1 Fault_Status Registers	
5.1 Absolute Maximum Ratings		8.2 System_Status Registers	
5.2 ESD Ratings Auto		8.3 Device_Control Registers	
5.3 Recommended Operating Conditions		8.4 Algorithm Control Registers	
5.4 Thermal Information		8.5 Algorithm_Variables Registers	169
5.5 Electrical Characteristics	6	9 Application and Implementation	
5.6 Characteristics of the SDA and SCL bus for		9.1 Application Information	
Standard and Fast mode	13	9.2 Typical Applications	208
5.7 Typical Characteristics	. 15	9.3 Power Supply Recommendations	214
6 Detailed Description		9.4 Layout	215
6.1 Overview	.16	10 Device and Documentation Support	218
6.2 Functional Block Diagram	.17	10.1 Support Resources	218
6.3 Feature Description	18	10.2 Trademarks	
6.4 Device Functional Modes	.84	10.3 Electrostatic Discharge Caution	218
6.5 External Interface	.85	10.4 Glossary	218
6.6 EEPROM access and I <sup>2</sup> C interface	. 87	11 Revision History	
7 EEPROM (Non-Volatile) Register Map	. 94	12 Mechanical, Packaging, and Orderable	
7.1 Algorithm_Configuration Registers	. 94	Information	218



# **4 Pin Configuration and Functions**




Figure 4-1. MCF8316D-Q1, 40-Pin VQFN With Exposed Thermal Pad, Top View

**Table 4-1. Pin Functions** 

PIN	40-pin package	<b>TYPE</b> (1)	DESCRIPTION
NAME	MCF8316D- Q1	IIFE(/	DESCRIPTION
AGND	26	GND	Device analog ground. Refer Layout Guidelines for connection recommendation.
ALARM	39	0	Alarm signal: push-pull output. Pulled logic high during fault condition, if enabled.  If ALARM pin is not used, leave it floating.
AVDD	27	PWR O	$3.3V$ internal regulator output. Connect a X7R, $1\mu F$ , $10V$ ceramic capacitor between the AVDD and AGND pins. This regulator can source up to 20mA for external circuits.
BRAKE	35	I	High → Brake the motor Low → Normal motor operation If BRAKE pin is not used, connect to AGND directly. If BRAKE pin is used to brake the motor, use an (optional) external 10kΩ pull-down resistor (to AGND) for better noise rejection.
СР	8	PWR	Charge pump output. Connect a X7R, 1µF, 16V ceramic capacitor between the CP and VM pins.
CPH	7	PWR	Charge pump switching node. Connect a X7R, 47nF, ceramic capacitor between the CPH
CPL	6	PWR	and CPL pins. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.
DACOUT1	36	0	DAC output DACOUT1
DACOUT2	37	0	DAC output DACOUT2



### **Table 4-1. Pin Functions (continued)**

PIN	40-pin package	TVDE(1)	Table 4-1. Pin Functions (continued)
NAME	MCF8316D- Q1	TYPE <sup>(1)</sup>	DESCRIPTION
DACOUT2/S OX	38	0	Multi-purpose pin: DAC output when configured as DACOUT2 CSA output when configured as SOX
DGND	2	GND	Device digital ground. Refer Layout Guidelines for connection recommendation.
DIR	34	I	Direction of motor spinning; When low, phase driving sequence is OUT A $\rightarrow$ OUT C $\rightarrow$ OUT B When high, phase driving sequence is OUT A $\rightarrow$ OUT B $\rightarrow$ OUT C If DIR pin is not used, connect to AGND or AVDD directly (depending on phase driving sequence needed). If DIR pin is used for changing motor spin direction, use an (optional) external $10k\Omega$ pull-down resistor (to AGND) for better noise rejection.
DRVOFF	21	I	Coast (Hi-Z) all six MOSFETs as long as DRVOFF is high. If DRVOFF pin is not used, connect to AGND directly. If DRVOFF pin is to be used for instantly coasting (Hi-Z) the MOSFETs, use an external $10k\Omega$ pull-down resistor (to AGND) for better noise rejection.
DVDD	1	PWR	1.5V internal regulator output. Connect a X7R, 1µF, 6.3V ceramic capacitor between the DVDD and DGND pins.
EXT_CLK	33	I	External clock reference input in external clock reference mode.
EXT_WD	32	I	External watchdog input.
FB_BK	3	PWR I/O	Feedback for buck regulator output control. Connect to buck regulator output after the inductor/resistor.
FG	29	0	Motor speed indicator: open-drain output that requires an external pull-up resistor to 1.8V to 5.0V. An optional internal pull-up resistor to AVDD is enabled by setting PULLUP_ENABLE to 1b; no external pull-up resistor should be used when internal pull-up resistor is enabled.
GND_BK	4	GND	Buck regulator ground. Refer Layout Guidelines for connection recommendation.
NC	22, 23, 24, 25	-	No connection. Leave these pins floating. These pins can also be tied to AGND plane and thermal pad for better heat dissipation.
nFAULT	40	0	Fault indicator. Pulled logic-low with fault condition; open-drain output that requires an external pull-up resistor to 1.8V to 5.0V. An optional internal pull-up resistor to AVDD is enabled by setting PULLUP_ENABLE to 1b; no external pull-up resistor should be used when internal pull-up resistor is enabled.
OUTA	13, 14	PWR O	Half-bridge output A
OUTB	16, 17	PWR O	Half-bridge output B
OUTC	19, 20	PWR O	Half-bridge output C
PGND	12, 15, 18	GND	Device power ground. Refer Layout Guidelines for connection recommendation.
SCL	31	I	I <sup>2</sup> C clock input
SDA	30	I/O	I <sup>2</sup> C data line
SPEED/ WAKE	28	I	Device speed input; supports analog, PWM or frequency based speed input. The speed pin input mode can be configured through SPEED_MODE.
SW_BK	5	PWR	Buck switch node. Connect this pin to an inductor or resistor.
VM	9, 10, 11	PWR I	Device and motor power supply. Connect to motor supply voltage; bypass to PGND with one 0.1µF capacitor plus one bulk capacitor. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.
Thermal pad		GND	Must be connected to AGND.

<sup>(1)</sup> I = input, O = output, GND = ground, PWR = power, NC = no connect

# **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Power supply pin voltage (VM)	-0.3	40	V
Power supply voltage ramp (VM)		4	V/µs
Voltage difference between ground pins (GND_BK, DGND, PGND, AGND)	-0.3	0.3	V
Charge pump voltage (CPH, CP)	-0.3	V <sub>VM</sub> + 6	V
Charge pump negative switching pin voltage (CPL)	-0.3	V <sub>VM</sub> +0.3	V
Switching regulator pin voltage (FB_BK)	-0.3	6	V
Switching node pin voltage (SW_BK)	-0.3	V <sub>VM</sub> +0.3	V
Analog regulator pin voltage (AVDD)	-0.3	4	V
Digital regulator pin voltage (DVDD)	-0.3	1.7	V
Logic pin input voltage (BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD, SCL, SDA, SPEED)	-0.3	6	V
Open drain pin output voltage (nFAULT, FG)	-0.3	6	V
Output pin voltage (OUTA, OUTB, OUTC)	-1	V <sub>VM</sub> + 1	V
Ambient temperature, T <sub>A</sub>	-40	125	°C
Junction temperature, T <sub>J</sub>	-40	150	°C
Storage tempertaure, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

## 5.2 ESD Ratings Auto

				VALUE	UNIT
Electrostatic	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2		±2000		
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per AEC Q100-011	Corner pins	±750	\ \ \ \ \ \
		CDM ESD Classification Level C4B	Other pins	±750	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **5.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{VM}$	Power supply voltage	V <sub>VM</sub>	4.5	24	35	V
I <sub>OUT</sub> (1)	Peak output winding current	OUTA, OUTB, OUTC			8	Α
V <sub>IN_LOGIC</sub>	Logic input voltage	BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD, SPEED, SDA, SCL	-0.1		5.5	V
V <sub>OD</sub>	Open drain pullup voltage	nFAULT, FG	-0.1		5.5	V
I <sub>OD</sub>	Open drain output current capability	nFAULT, FG			5	mA
T <sub>A</sub>	Operating ambient temperature		-40		125	°C
$T_J$	Operating junction temperature		-40		150	°C

<sup>(1)</sup> Power dissipation and thermal limits must be observed



### **5.4 Thermal Information**

		MCF8316D-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGF (VQFN)	UNIT
		40 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.7	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	15.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	7.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **5.5 Electrical Characteristics**

at  $T_J$  =  $-40^{\circ}$ C to +150°C,  $V_{VM}$  = 4.5 to 35 V (unless otherwise noted). Typical limits apply for  $T_A$  = 25°C,  $V_{VM}$  = 24 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES				-	
	VM cloop made current	V <sub>VM</sub> > 6 V, V <sub>SPEED</sub> = 0, T <sub>A</sub> = 25 °C		3	5	μA
$I_{VMQ}$	VM sleep mode current	V <sub>SPEED</sub> = 0, T <sub>A</sub> = 125 °C		3.5	7	μA
		$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EN\_SB}$ , DRVOFF = High, $T_A$ = 25 °C, $L_{BK}$ = 47 $\mu$ H, $C_{BK}$ = 22 $\mu$ F		8	15	mA
I <sub>VMS</sub>	VM standby mode current	$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EN\_SB}$ , DRVOFF = High, $R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F		25	28	mA
		$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EN\_SB}$ , DRVOFF = High, $L_{BK}$ = 47 $\mu$ H, $C_{BK}$ = 22 $\mu$ F		8	15	mA
		$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EN\_SB}$ , DRVOFF = High, $R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F		25	28	mA
		$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EX\_SL}$ , PWM_FREQ_OUT = 0011b (25 kHz), $T_J$ = 25 °C, $L_{BK}$ = 47 $\mu$ H, $C_{BK}$ = 22 $\mu$ F, No Motor Connected		11	18	mA
	V/AA oo oo kiin oo oo da oo	$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EX\_SL}$ , PWM_FREQ_OUT = 0011b (25 kHz), $T_J$ = 25 °C, $R_{BK}$ = 22 Ω, $C_{BK}$ = 22 μF, No Motor Connected		27	32	mA
I <sub>∨M</sub>	VM operating mode current	$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EX\_SL}$ , PWM_FREQ_OUT = 0011b (25 kHz), $L_{BK}$ = 47 $\mu$ H, $C_{BK}$ = 22 $\mu$ F, No Motor Connected		11	17	mA
		$V_{VM}$ > 6 V, $V_{SPEED}$ > $V_{EX\_SL}$ , PWM_FREQ_OUT = 0011b (25 kHz), $R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F, No Motor Connected		28	33	mA
V <sub>AVDD</sub>	Analog regulator voltage	0 mA ≤ I <sub>AVDD</sub> ≤ 20 mA	3.125	3.3	3.465	V
I <sub>AVDD</sub>	External analog regulator load				20	mA
$V_{DVDD}$	Digital regulator voltage		1.4	1.55	1.65	V
V <sub>VCP</sub>	Charge pump regulator voltage	VCP with respect to VM	4.0	4.7	5.5	V

Product Folder Links: MCF8316D-Q1



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUCK RE	GULATOR					
		$V_{VM} > 6 \text{ V, 0 mA} \le I_{BK} \le 170 \text{ mA},$ BUCK_SEL = 00b	3.1	3.3	3.5	V
		$V_{VM} > 6 V$ , 0 mA $\leq I_{BK} \leq 170$ mA, BUCK_SEL = 01b	4.6	5.0	5.4	V
$V_{BK}$	Buck regulator average voltage ( $L_{BK}$ = 47 $\mu$ H, $C_{BK}$ = 22 $\mu$ F)	$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 170 \text{ mA},$ BUCK_SEL = 10b	3.7	4.0	4.3	V
		$V_{VM} > 6.7 \text{ V}$ , 0 mA $\leq I_{BK} \leq 170 \text{ mA}$ , BUCK_SEL = 11b	5.2	5.7	5.8	V
		$V_{VM}$ < 6.0 V (BUCK_SEL = 00b, 01b, 10b, 11b), 0 mA ≤ $I_{BK}$ ≤ 170 mA	Ι <sub>Β</sub>	V <sub>VM</sub> – <sub>K</sub> *(R <sub>LBK</sub> +2) <sup>1</sup>		V
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 20 \text{ mA},$ BUCK_SEL = 00b	3.1	3.3	3.5	V
		$V_{VM} > 6 V$ , 0 mA $\leq I_{BK} \leq 20$ mA, BUCK_SEL = 01b	4.6	5.0	5.4	V
$V_{BK}$	Buck regulator average voltage ( $L_{BK}$ = 22 $\mu$ H, $C_{BK}$ = 22 $\mu$ F)	$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 20 \text{ mA},$ BUCK_SEL = 10b	3.7	4.0	4.3	V
		$V_{VM} > 6.7 \text{ V}, 0 \text{ mA} \le I_{BK} \le 20 \text{ mA},$ BUCK_SEL = 11b	5.2	5.7	5.8	V
		$V_{VM}$ < 6.0 V (BUCK_SEL = 00b, 01b, 10b, 11b), 0 mA ≤ $I_{BK}$ ≤ 20 mA	Ι <sub>Β</sub>	V <sub>VM</sub> - K*(R <sub>LBK</sub> +2) <sup>1</sup>		V
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA},$ BUCK_SEL = 00b	3.1	3.3	3.5	V
		$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA},$ BUCK_SEL = 01b	4.6	5.0	5.4	V
$V_{BK}$	Buck regulator average voltage ( $R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F)	$V_{VM} > 6 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA},$ BUCK_SEL = 10b	3.7	4.0	4.3	V
		$V_{VM} > 6.7 \text{ V}, 0 \text{ mA} \le I_{BK} \le 10 \text{ mA},$ BUCK_SEL = 11b	5.2	5.7	5.8	V
		$V_{VM}$ < 6.0 V (BUCK_SEL = 00b, 01b, 10b, 11b), 0 mA ≤ $I_{BK}$ ≤ 10 mA	Ι <sub>Β</sub>	V <sub>VM</sub> - K*(R <sub>LBK</sub> +2) (1)		V
		$V_{VM}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 170 mA, Buck regulator with inductor, $L_{BK}$ = 47 $\mu$ H, $C_{BK}$ = 22 $\mu$ F	-100		100	mV
V <sub>BK_RIP</sub>	Buck regulator ripple voltage	$V_{VM}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 20 mA, Buck regulator with inductor, $L_{BK}$ = 22 $\mu$ H, $C_{BK}$ = 22 $\mu$ F	-100		100	mV
		$V_{VM}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 10 mA, Buck regulator with resistor, $R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F	-100		100	mV



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		L <sub>BK</sub> = 47 μH, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 1b			170	mA
		L <sub>BK</sub> = 47 μH, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 0b			170 – I <sub>AVDD</sub>	mA
	Cotamo el borelo se moleta e la cal	L <sub>BK</sub> = 22 μH, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 1b			20	mA
I <sub>BK</sub>	External buck regulator load	L <sub>BK</sub> = 22 μH, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 0b			20 – I <sub>AVDD</sub>	mA
		$R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F, BUCK_PS_DIS = 1b			10	mA
		$R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F, BUCK_PS_DIS = 0b			10 – I <sub>AVDD</sub>	mA
		Regulation Mode	20		535	kHz
t <sub>SW_BK</sub>	Buck regulator switching frequency	Linear Mode	20		535	kHz
		V <sub>BK</sub> rising, BUCK_SEL = 00b	2.7	2.8	2.95	V
		V <sub>BK</sub> falling, BUCK_SEL = 00b	2.5	2.6	2.7	V
		V <sub>BK</sub> rising, BUCK_SEL = 01b	4.3	4.4	4.55	V
	Buck regulator undervoltage lockout	V <sub>BK</sub> falling, BUCK_SEL = 01b	4.1	4.2	4.38	V
$V_{BK\_UV}$		V <sub>BK</sub> rising, BUCK_SEL = 10b	2.7	2.8	2.95	V
		V <sub>BK</sub> falling, BUCK_SEL = 10b	2.5	2.6	2.7	V
		V <sub>BK</sub> rising, BUCK_SEL = 11b	4.3	4.4	4.55	V
		V <sub>BK</sub> falling, BUCK_SEL = 11b	4.1	4.2	4.38	٧
	Buck regulator undervoltage lockout hysteresis	Rising to falling threshold, BUCK_SEL = 00b	90	200	400	mV
.,		Rising to falling threshold, BUCK_SEL = 01b	90	200	400	mV
V <sub>BK_UV_HYS</sub>		Rising to falling threshold, BUCK_SEL = 10b	90	200	400	mV
		Rising to falling threshold, BUCK_SEL =11b	90	200	400	mV
	Buck regulator current limit threshold	BUCK_CL = 0b	360	600	910	mA
I <sub>BK_CL</sub>		BUCK_CL = 1b	80	150	260	mA
I <sub>BK_OCP</sub>	Buck regulator overcurrent protection trip point		2	3	4	Α
t <sub>BK_RETRY</sub>	Overcurrent protection retry time		0.7	1	1.3	ms
DRIVER OU	TPUTS					
		V <sub>VM</sub> > 6 V, I <sub>OUT</sub> = 1 A, T <sub>A</sub> = 25°C		95	125	mΩ
D	Total MOSFET on resistance (High-side	V <sub>VM</sub> < 6 V, I <sub>OUT</sub> = 1 A, T <sub>A</sub> = 25°C		105	130	mΩ
R <sub>DS(ON)</sub>	+ Low-side)	V <sub>VM</sub> > 6 V, I <sub>OUT</sub> = 1 A, T <sub>J</sub> = 150 °C		140	185	mΩ
		V <sub>VM</sub> < 6 V, I <sub>OUT</sub> = 1 A, T <sub>J</sub> = 150 °C		145	190	mΩ
SR	Phase pin slew rate switching low to high	V <sub>VM</sub> = 24 V, SLEW_RATE = 10b	80	125	185	V/µs
ΟI	(Rising from 20 % to 80 %)	V <sub>VM</sub> = 24 V, SLEW_RATE = 11b	130	200	280	V/µs
QD	Phase pin slew rate switching high to low	V <sub>VM</sub> = 24 V, SLEW_RATE = 10b	80	125	185	V/µs
SR	(Falling from 80 % to 20 %	V <sub>VM</sub> = 24 V, SLEW_RATE = 11b	110	200	280	V/µs
t	Output dead time (high to low / low to	V <sub>VM</sub> = 24 V, SLEW_RATE = 10b		650	1000	ns
t <sub>DEAD</sub>	high)	V <sub>VM</sub> = 24 V, SLEW_RATE = 11b		500	750	ns



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPEED INP	JT - PWM MODE				-	
$f_{PWM}$	PWM input frequency		0.01		100	kHz
		0.01 kHz ≤ f <sub>PWM</sub> < 0.35 kHz	11	12	13	bits
		0.35 kHz ≤ f <sub>PWM</sub> < 2 kHz	12	13	14	bits
		2 kHz ≤ f <sub>PWM</sub> < 3.5 kHz	11	11.5	12	bits
		3.5 kHz ≤ f <sub>PWM</sub> < 7 kHz	13	13.5	14	bits
Res <sub>PWM</sub>	PWM input resolution	7 kHz ≤ f <sub>PWM</sub> < 14 kHz	12	12.5	13	bits
		14 kHz ≤ f <sub>PWM</sub> < 29.3 kHz	11	11.5	12	bits
		29.3 kHz ≤ f <sub>PWM</sub> < 60 kHz	10	10.5	11	bits
		60 kHz ≤ f <sub>PWM</sub> ≤ 100 kHz	8	9	10	bits
SPEED INP	│ JT - ANALOG MODE					
V <sub>ANA_FS</sub>	Analog full-speed voltage		2.95	3	3.05	V
V <sub>ANA_RES</sub>	Analog voltage resolution			732		μV
	JT - FREQUENCY MODE					
$f_{\sf PWM\_FREQ}$	PWM input frequency range	Duty cycle = 50%	3		32767	Hz
SLEEP MOD	DE					
V <sub>EN_SL</sub>	Analog voltage to enter sleep state	SPEED MODE = 00b (analog mode)			40	mV
V <sub>EX_SL</sub>	Analog voltage to exit sleep state	SPEED MODE = 00b (analog mode)	2.2			V
t <sub>DET_ANA</sub>	Time needed to detect wake-up signal on SPEED pin	SPEED_MODE = 00b (analog mode) V <sub>SPEED</sub> > V <sub>EX SL</sub>	0.5	1	1.5	μs
t <sub>WAKE</sub>	Wake-up time from sleep state	V <sub>SPEED</sub> > V <sub>EX_SL</sub> to DVDD voltage available, SPEED_MODE = 00b (analog mode)		3	5	ms
t <sub>EX_SL_DR_</sub> A NA	Time taken to drive motor after wake-up from sleep state	SPEED_MODE = 00b (analog mode), DVDD voltage available to first output PWM pulse, ISD detection disabled			30	ms
t <sub>DET_PWM</sub>	Time needed to detect wake-up signal on SPEED pin	SPEED_MODE = 01b (PWM mode) V <sub>SPEED</sub> > V <sub>IH</sub>	0.5	1	1.5	μs
t <sub>WAKE_PWM</sub>	Wake-up time from sleep state	V <sub>SPEED</sub> > V <sub>IH</sub> to DVDD voltage available, SPEED_MODE = 01b (PWM mode)		3	5	ms
t <sub>EX_SL_DR_P</sub> wm	Time taken to drive motor after wake-up from sleep state	SPEED_MODE = 01b (PWM mode), DVDD voltage available to first output PWM pulse, ISD detection disabled			30	ms
		SPEED_MODE = 00b (analog mode), V <sub>SPEED</sub> < V <sub>EN_SL</sub> , SLEEP_ENTRY_TIME = 00b	0.035	0.05	0.065	ms
<sup>t</sup> DET_SL_ANA	Time peeded to detect clean command	SPEED_MODE = 00b (analog mode), V <sub>SPEED</sub> < V <sub>EN_SL</sub> , SLEEP_ENTRY_TIME = 01b	0.14	0.2	0.26	ms
	Time needed to detect sleep command	SPEED_MODE = 00b (analog mode), V <sub>SPEED</sub> < V <sub>EN_SL</sub> , SLEEP_ENTRY_TIME = 10b	14	20	26	ms
		SPEED_MODE = 00b (analog mode), V <sub>SPEED</sub> < V <sub>EN_SL</sub> , SLEEP_ENTRY_TIME = 11b	140	200	260	ms



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DET_SL_PWM</sub>		SPEED_MODE = 01b (PWM mode) or 11b (Frequency mode), V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 00b	0.035	0.05	0.065	ms
	Time moded to detect clean command	SPEED_MODE = 01b (PWM mode) or 11b (Frequency mode), V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 01b	0.14		0.26	ms
	Time needed to detect sleep command	SPEED_MODE = 01b (PWM mode) or 11b (Frequency mode), V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 10b	14 20	20	26	ms
		SPEED_MODE = 01b (PWM mode) or 11b (Frequency mode), V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 11b	140	200	260	ms
t <sub>EN_SL</sub>	Time needed to stop driving motor after detecting sleep command	$\begin{split} & V_{SPEED} < V_{EN\_SL}  (analog \\ & mode)  or  V_{SPEED} < V_{IL}  (PWM  mode \\ & or  Frequency  mode)  or  V_{SPEED} < \\ & V_{IL}  and  DIGITAL\_SPEED\_CTRL = 0b \\ & (I^2C  mode) \end{split}$		1	2	ms



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STANDBY N	IODE					
t <sub>EX_SB_DR_A</sub>	Time taken to drive motor after exiting standby state	SPEED_MODE = 00b (analog mode) V <sub>SPEED</sub> > V <sub>EX_SB</sub> , ISD detection disabled			6	ms
tex_sb_dr_p wm	Time taken to drive motor after exiting standby state	SPEED_MODE = 01b (PWM mode) V <sub>SPEED</sub> > V <sub>IH</sub> , ISD detection disabled			6	ms
t <sub>DET_SB_ANA</sub>	Time needed to detect standby command	SPEED_MODE = 00b (analog mode) V <sub>SPEED</sub> < V <sub>EN_SB</sub>	0.5	1	2	ms
		SPEED_MODE = 01b (PWM mode) V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 00b	0.035	0.05	0.065	ms
	Time needed to detect standby	SPEED_MODE = 01b (PWM mode) V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 01b	0.14	0.2	0.26	ms
EN_SB_PWM	command	SPEED_MODE = 01b (PWM mode) V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 10b	14	20	26	ms
		SPEED_MODE = 01b (PWM mode) V <sub>SPEED</sub> < V <sub>IL</sub> , SLEEP_ENTRY_TIME = 11b	140	200	260	ms
t <sub>EN_SB_DIG</sub>	Time needed to detect standby command	SPEED_MODE = 10b (I <sup>2</sup> C mode), DIGITAL_SPEED_CTRL = 0b		1	2	ms
t <sub>EN_SB_FREQ</sub>	Time needed to detect standby command	SPEED_MODE = 11b (Frequency mode), V <sub>SPEED</sub> < V <sub>IL</sub>		4000		ms
<sup>t</sup> EN_SB	Time needed to stop driving motor after detecting standby command	V <sub>SPEED</sub> < V <sub>EN_SL</sub> (analog mode) or V <sub>SPEED</sub> < V <sub>IL</sub> (PWM or Frequency mode) or DIGITAL_SPEED_CTRL = 0b (I <sup>2</sup> C mode)		1	2	ms
LOGIC-LEV	EL INPUTS (BRAKE, DIR, EXT_CLK, EX	T_WD, SCL, SDA, SPEED)				
V <sub>IL</sub>	Input logic low voltage	AVDD = 3 to 3.6 V			0.25*AV DD	V
V <sub>IH</sub>	Input logic high voltage	AVDD = 3 to 3.6 V	0.65*AV DD			V
V <sub>HYS</sub>	Input hysteresis		50	500	800	mV
IL	Input logic low current	AVDD = 3 to 3.6 V	-0.15		0.15	μA
Ін	Input logic high current	AVDD = 3 to 3.6 V	-0.4		0.15	μA
	Input pulldown resistance	SPEED pin To GND	0.6	1	1.4	ΜΩ
	N OUTPUTS (nFAULT, FG)					
V <sub>OL</sub>	Output logic low voltage	I <sub>OD</sub> =-5 mA			0.4	V
loz	Output logic high current	V <sub>OD</sub> = 3.3 V	0		0.5	μΑ
l <sup>2</sup> C Serial In	, , ,					•
V <sub>I2C_L</sub>	LOW-level input voltage		-0.5		0.3*AVD D	V
V <sub>I2C_H</sub>	HIGH-level input voltage		0.7*AVD D		5.5	V
V <sub>I2C_HYS</sub>	Hysteresis		0.05*AV DD			V
V <sub>I2C_OL</sub>	LOW-level output voltage	open-drain at 2mA sink current	0		0.4	V
12C_OL	LOW-level output current	$V_{I2C\ OL} = 0.6V$			6	mA
I <sub>I2C_IL</sub>	Input current on SDA and SCL	· <u>-</u> -	-10 <sup>2</sup>		10 <sup>2</sup>	μA
		<del> </del>				-



at  $T_J = -40$ °C to +150°C,  $V_{VM} = 4.5$  to 35 V (unless otherwise noted). Typical limits apply for  $T_A = 25$ °C,  $V_{VM} = 24$  V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4	Output fall time from V <sub>I2C H</sub> (min) to	Standard Mode			250 <sup>3</sup>	ns
t <sub>of</sub>	V <sub>I2C_L</sub> (max)	Fast Mode			250 <sup>3</sup>	ns
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter	Fast Mode	0		50 <sup>4</sup>	ns
OSCILLATO	DR .					
		EXT_CLK_CONFIG = 000b		8	250 <sup>3</sup> 250 <sup>3</sup> 50 <sup>4</sup> 1.65 1.65 4.5 4.3 350 7 35 34.3 22 1.1 0.9 7 2.75 2.6 150 3 2.8	kHz
		EXT_CLK_CONFIG = 001b		16		kHz
		EXT_CLK_CONFIG = 010b		32		kHz
f	External clock reference	EXT_CLK_CONFIG = 011b		64		kHz
f <sub>OSCREF</sub>	External clock reference	EXT_CLK_CONFIG = 100b		128		kHz
		EXT_CLK_CONFIG = 101b		256		kHz
		EXT_CLK_CONFIG = 110b		512		kHz
		EXT_CLK_CONFIG = 111b		1024		kHz
EEPROM						
EE <sub>Prog</sub>	Programming voltage		1.35	1.5	1.65	V
	Retention	T <sub>A</sub> = 25 °C		100		Years
EE <sub>RET</sub>	Retention	T <sub>J</sub> = -40 to 150 °C	10			Years
	Endonesia	T <sub>J</sub> = -40 to 150 °C	1000			Cycles
EE <sub>END</sub>	Endurance	T <sub>J</sub> = -40 to 85 °C	20000			Cycles
PROTECTION	ON CIRCUITS					
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Supply undervoltage lockout (UVLO)	VM rising	4.3	4.4	4.5	V
$V_{UVLO}$		VM falling	4.1	4.2	4.3	V
V <sub>UVLO_HYS</sub>	Supply undervoltage lockout hysteresis	Rising to falling threshold	110	200	350	mV
t <sub>UVLO</sub>	Supply undervoltage deglitch time		3	5	7	μs
	Supply overvoltage protection (OVP)	Supply rising, OVP_EN = 1, OVP_SEL = 0	32.5	34	35	V
V		Supply falling, OVP_EN = 1, OVP_SEL = 0	31.8	33	34.3	V
V <sub>OVP</sub>		Supply rising, OVP_EN = 1, OVP_SEL = 1	20	22	23	V
		Supply falling, OVP_EN = 1, OVP_SEL = 1	19	21	22	V
V <sub>OVP_HYS</sub>	Supply overvoltage protection (OVP)	Rising to falling threshold, OVP_SEL = 1	0.9	1	1.1	V
*OVP_H13	cupply everyonings protestion (evr.)	Rising to falling threshold, OVP_SEL = 0	0.7	8.0	0.9	V
t <sub>OVP</sub>	Supply overvoltage deglitch time		2.5	5	7	μs
V <sub>CPUV</sub>	Charge pump undervoltage lockout	Supply rising	2.25	2.5	2.75	V
V CPUV	(above VM)	Supply falling	2.2	2.4	2.6	V
V <sub>CPUV_HYS</sub>	Charge pump UVLO hysteresis	Rising to falling threshold	65	100	150	mV
V.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Analog regulator undervoltage lockout	Supply rising	2.7	2.85	3	V
$V_{AVDD\_UV}$	Analog regulator undervoltage lockout	Supply falling	2.5	2.65	2.8	V
V <sub>AVDD</sub> _ UV_HYS	Analog regulator undervoltage lockout hysteresis	Rising to falling threshold	180 200 24		240	mV
	Overcurrent protection trip point	OCP_LVL = 0b	9.5	16	22	Α
I <sub>OCP</sub>	Overcurrent protection trip point	OCP_LVL = 1b	15	24	28	Α

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>OCP</sub>		OCP_DEG = 00b	0.02	0.2	0.4	μs
	Overcurrent protection deglitch time	OCP_DEG = 01b	0.2	0.6	1.2	μs
	Overcurrent protection degition time	OCP_DEG = 10b	0.5	0.2	1.8	μs
		OCP_DEG = 11b	0.9 1.6 2 425 500 5	2.5	μs	
t <sub>RETRY</sub>	Overcurrent protection retry time		425	500	575	ms
T <sub>OTW</sub>	Thermal warning temperature	Die temperature (T <sub>J</sub> )	135	145	155	°C
T <sub>OTW_HYS</sub>	Thermal warning hysteresis	Die temperature (T <sub>J</sub> )	15	20	25	°C
T <sub>TSD_BUCK</sub>	Thermal shutdown temperature (Buck)	Die temperature (T <sub>J</sub> )	170	180	190	°C
T <sub>TSD_BUCK_</sub> HYS	Thermal shutdown hysteresis (Buck)	Die temperature (T <sub>J</sub> )	15	20	25	°C
T <sub>TSD_FET</sub>	Thermal shutdown temperature (FET)	Die temperature (T <sub>J</sub> )	165	175	185	°C
T <sub>TSD_FET_HY</sub>	Thermal shutdown hysteresis (FET)	Die temperature (T <sub>J</sub> )	20	25	30	°C

- $R_{LBK}$  is resistance of inductor  $L_{BK}$
- If AVDD is switched off, I/O pins must not obstruct the SDA and SCL lines. (2)
- The maximum tf for the SDA and SCL bus lines (300 ns) is longer than the specified maximum tof for the output stages (250 ns). This allows series protection resistors (Rs) to be connected between the SDA/SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf.
- (4) Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns

### 5.6 Characteristics of the SDA and SCL bus for Standard and Fast mode

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT		
Standard-mode							
f <sub>SCL</sub>	SCL clock frequency		0	100	kHz		
t <sub>HD_STA</sub>	Hold time (repeated) START condition	After this period, the first clock pulse is generated	4		μs		
t <sub>LOW</sub>	LOW period of the SCL clock		4.7		μs		
t <sub>HIGH</sub>	HIGH period of the SCL clock		4		μs		
t <sub>SU_STA</sub>	Set-up time for a repeated START condition		4.7		μs		
t <sub>HD_DAT</sub>	Data hold time <sup>(2)</sup>	I2C bus devices	0 (3)	(4)	μs		
t <sub>SU_DAT</sub>	Data set-up time		250		ns		
t <sub>r</sub>	Rise time for both SDA and SCL signals			1000	ns		
t <sub>f</sub>	Fall time of both SDA and SCL signals (3) (6) (7) (8)			300	ns		
t <sub>SU_STO</sub>	Set-up time for STOP condition		4		μs		
t <sub>BUF</sub>	Bus free time between STOP and START condition		4.7		μs		
C <sub>b</sub>	Capacitive load for each bus line (9)			400	pF		
t <sub>VD_DAT</sub>	Data valid time (10)			3.45 <sup>(4)</sup>	μs		
t <sub>VD_ACK</sub>	Data valid acknowledge time (11)			3.45 (4)	μs		
V <sub>nL</sub>	Noise margin at the LOW level	For each connected device (including hysteresis)	0.1*AVD D		٧		
$V_{nh}$	Noise margin at the HIGHlevel	For each connected device (including hysteresis)	0.2*AVD D		٧		
Fast-mo	de				1		
f <sub>SCL</sub>	SCL clock frequency		0	400	KHz		



over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
t <sub>HD_STA</sub>	Hold time (repeated) START condition	After this period, the first clock pulse is generated	0.6		μs
t <sub>LOW</sub>	LOW period of the SCL clock		1.3		μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6		μs
t <sub>SU_STA</sub>	Set-up time for a repeated START condition		0.6		μs
t <sub>HD_DAT</sub>	Data hold time <sup>(2)</sup>		0 (3)	(4)	μs
t <sub>SU_DAT</sub>	Data set-up time		100 (5)		ns
t <sub>r</sub>	Rise time for both SDA and SCL signals		20	300	ns
t <sub>f</sub>	Fall time of both SDA and SCL signals (3) (6) (7) (8)		20 x (AVDD/ 5.5V)	300	ns
t <sub>SU_STO</sub>	Set-up time for STOP condition		0.6		μs
t <sub>BUF</sub>	Bus free time between STOP and START condition		1.3		μs
C <sub>b</sub>	Capacitive load for each bus line (9)			400	pF
t <sub>VD_DAT</sub>	Data valid time (10)			0.9 (4)	μs
t <sub>VD_ACK</sub>	Data valid acknowledge time (11)			0.9 (4)	μs
V <sub>nL</sub>	Noise margin at the LOW level	For each connected device (including hysteresis)	0.1*AVD D		V
V <sub>nh</sub>	Noise margin at the HIGHlevel	For each connected device (including hysteresis)	0.2*AVD D		V


- All values referred to  $V_{IH(min)}$  and  $V_{IL(max)}$  levels
- tho DAT is the data hold time that is measured from the falling edge of SCL, applies to data in transmission and the acknowledge. (2)
- A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the  $V_{IH(min)}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum t<sub>HD\_DAT</sub> could be 3.45 us and 0.9 µs for Standard-mode and Fast-mode, but must be less than the maximum of t<sub>VD\_DAT</sub> or t<sub>VD\_ACK</sub> by a transistion time. This maximum must only be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal. If the clock stretched the SCL, the data must be valid by the set-up time before it releases the clock.
- A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU DAT</sub> 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period if the SCL signal, it must output the next data bit to the SDA line t<sub>r(max)</sub> + t<sub>SU\_DAT</sub> = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
- If mixed with HS-mode devices, faster fall times according to Table 10 are allowed.
- The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf.
- In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.

Product Folder Links: MCF8316D-Q1

- The maximum bus capacitance allowable may vary from the value depending on the actual operating voltage and frequency of the
- (10) t<sub>VD\_DAT</sub> = time for data signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).
- (11) t<sub>VD\_ACK</sub> = time for acknowledgement signal from SCL LOW to SDA output (HIGH or LOW, dependging on which one is worse).

Submit Document Feedback

# **5.7 Typical Characteristics**





## **6 Detailed Description**

#### 6.1 Overview

The MCF8316D-Q1 provides a single-chip, code-free sensorless FOC solution for customers driving speed-controlled 12 to 24V brushless-DC motors requiring up to 8A peak phase currents.

The MCF8316D-Q1 integrates three  $\frac{1}{2}$ -bridges with 40V absolute maximum capability and a very low  $R_{DS(ON)}$  of  $95m\Omega$  (high-side + low-side) to enable high power drive capability. Current is sensed using an integrated current sensing circuit which eliminates the need for external sense resistors. Power management features of an adjustable buck regulator and LDO generate the necessary voltage rails for the device and can also be used to power external circuits.

MCF8316D-Q1 implements sensorless FOC, and so an external microcontroller is not required to spin the brushless-DC motor. The algorithm is implemented in a fixed-function state machine, so no coding is needed. The algorithm is highly configurable through register settings ranging from motor start-up behavior to closed loop operation. Register settings can be stored in non-volatile EEPROM, which allows the device to operate stand-alone once it has been configured. The device receives a speed command through a PWM input, analog voltage, frequency input, or I<sup>2</sup>C command.

In-built protection features include power-supply under voltage lockout (UVLO), charge-pump under voltage lockout (CPUV), over current protection (OCP), AVDD under voltage lockout (AVDD\_UV), buck regulator UVLO, motor lock detection and over temperature warning and shutdown (OTW and TSD). Fault events are indicated by the nFAULT pin with detailed fault information available in the registers.

The MCF8316D-Q1 device is available in a 0.5mm pin pitch, VQFN surface-mount package. The VQFN package size is 7mm x 5mm with a height of 1mm.

Product Folder Links: MCF8316D-Q1



### 6.2 Functional Block Diagram




Figure 6-1. MCF8316D-Q1 Functional Block Diagram



### **6.3 Feature Description**

#### 6.3.1 Output Stage

The MCF8316D-Q1 consists of integrated  $95m\Omega$  (combined high-side and low-side FETs' on-state resistance) NMOS FETs connected in a three-phase bridge configuration. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS FETs across a wide operating voltage range in addition to providing 100% duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs.

#### 6.3.2 Device Interface

The MCF8316D-Q1 supports I<sup>2</sup>C interface to provide end application design with adequate flexibility. MCF8316D-Q1 allows controlling the motor operation and system through BRAKE, DRVOFF, DIR, EXT\_CLK, EXT\_WD and SPEED/WAKE pins. MCF8316D-Q1 also provides different signals for monitoring system variables, speed, fault and phase current feedback through DACOUT1, DACOUT2, FG, nFAULT and SOX pins.

#### 6.3.2.1 Interface - Control and Monitoring

#### **Motor Control Signals**

- SPEED/WAKE pin is used to control the motor speed and to wake up MCF8316D-Q1 from sleep. SPEED pin can be configured to accept PWM, frequency or analog input signals. It is also used to enter and exit from sleep and standby mode (see Table 6-8).
- When BRAKE pin is driven 'High', MCF8316D-Q1 enters brake state. Brake state can be configured to either low side brake (see Low-Side Braking) or align brake (see Section 6.3.22) through BRAKE\_PIN\_MODE. MCF8316D-Q1 decreases output speed to value defined by BRAKE\_SPEED\_THRESHOLD before entering brake state. As long as BRAKE is driven 'High', MCF8316D-Q1 stays in brake state. Brake pin input can be overwritten by configuring BRAKE\_INPUT over the I<sup>2</sup>C interface.
- The DIR pin decides the direction of motor spin; when driven 'High', the sequence is OUT A → OUT B
   → OUT C, and when driven 'Low', the sequence is OUT A → OUT C → OUT B. DIR pin input can be
   overwritten by configuring DIR\_INPUT over the I<sup>2</sup>C interface.
- When DRVOFF pin is driven 'High', MCF8316D-Q1 stops driving the motor by turning OFF (Hi-Z) all
  MOSFETs (coast state) this could be accompanied by faults like no motor or abnormal BEMF. When
  DRVOFF is driven 'Low', MCF8316D-Q1 returns to normal state of operation, as if it was restarting the motor
  (see DRVOFF Functionality). DRVOFF does not cause the device to go to sleep or standby mode; the digital
  core is still active. Entry and exit from sleep or standby condition is controlled by SPEED pin.

#### **External Oscillator and Watchdog Signals**

- EXT CLK pin can be used to provide an external clock reference (see External Clock Source).
- EXT WD pin can be used to provide an external watchdog signal (see External Watchdog).

#### **Output Signals**

- DACOUT1 outputs internal variable defined by address in register DACOUT1\_VAR\_ADDR. DACOUT1 is refreshed every 100µs (see DAC outputs).
- DACOUT2 outputs internal variable defined by address in register DACOUT2\_VAR\_ADDR. DACOUT2 is refreshed every 100µs (see DAC outputs).
- FG pin provides pulses which are proportional to motor speed (see FG Configuration).
- nFAULT (active low) pin provides fault status in device or motor operation.
- ALARM pin, when enabled using ALARM\_PIN\_EN, provides fault status in device or motor operation as an active high signal. When ALARM pin is enabled, report only faults are reported only on ALARM pin (as logic high) and not reported on nFAULT pin (as logic low). When ALARM pin is enabled, actionable faults are reported on ALARM pin (as logic high) as well as on nFAULT pin (as logic low). When ALARM pin is disabled, it is in Hi-Z state and all faults (actionable and report only) are reported on nFAULT as logic low. ALARM pin should be left floating when unused/disabled.
- SOX pin provides the output of one of the current sense amplifiers.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

#### Note

- Internal pull-up resistor (to AVDD) for both FG and nFAULT pins can be enabled by configuring PULLUP\_ENABLE to 1b. Any change to this bit needs to be written to EEPROM followed by a power recycle to take effect. When PULLUP\_ENABLE is set to 1b, no external pull-up resistor should be provided.
- 2. DIR and BRAKE pins each have an internal pull-down resistor of  $100k\Omega$ . When these pins are used, an additional pull-down resistor of  $10k\Omega$  may be added externally for additional noise immunity.
- 3. SPEED pin has an internal pull-down resistor of 1MΩ. In analog speed input mode, a suitable R-C filter can be added externally for reducing noise. In PWM speed input mode, SPEED\_PIN\_GLITCH\_FILTER can be appropriately configured for glitch rejection.

#### 6.3.2.2 I<sup>2</sup>C Interface

The MCF8316D-Q1 supports an I<sup>2</sup>C serial communication interface that allows an external controller to send and receive data. This I<sup>2</sup>C interface lets the external controller to configure the EEPROM and read detailed fault and motor state information. The pull-down strength of the I<sup>2</sup>C pins can be configured using SLEW\_RATE\_I2C\_PINS. The I<sup>2</sup>C bus is a two-wire interface using the SCL and SDA pins which are described as follows:

- The SCL pin is the clock signal input.
- · The SDA pin is the data input and output.

#### 6.3.3 Step-Down Mixed-Mode Buck Regulator

The MCF8316D-Q1 has an integrated mixed-mode buck regulator to supply regulated 3.3V or 5V power for an external controller or system voltage rail. Additionally, the buck output can also be configured to 4V or 5.7V for supporting the extra headroom for an external LDO for generating a 3.3V or 5V supplies. The output voltage of the buck is set by BUCK\_SEL.

The buck regulator has a low quiescent current of ~1-2 mA during light loads to prolong battery life. The device improves performance during line and load transients by implementing a pulse-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design.

Buck Mode	Buck output voltage	AVDD power sequencing	Max output current from AVDD (I <sub>AVDD_MAX</sub> )	Max output current from Buck (I <sub>BK_MAX</sub> )	Buck current limit
Inductor - 47µH	3.3V or 4V	Not supported (BUCK_PS_DIS = 1b)	20mA	170mA	600mA (BUCK_CL = 0b)
Inductor - 47µH	5V or 5.7V	Supported (BUCK_PS_DIS = 0b)	20mA	170mA - I <sub>AVDD</sub>	600mA (BUCK_CL = 0b)
Inductor - 22µH	3.3V or 4V	Not supported (BUCK_PS_DIS = 1b)	20mA	20mA	150mA (BUCK_CL = 1b)
Inductor - 22µH	5V or 5.7V	Supported (BUCK_PS_DIS = 0b)	20mA	20mA - I <sub>AVDD</sub>	150mA (BUCK_CL = 1b)
Resistor - 22Ω	3.3V or 4V	Not supported (BUCK_PS_DIS = 1b)	20mA	10mA	150mA (BUCK_CL = 1b)
Resistor - 22Ω	5V or 5.7V	Supported (BUCK_PS_DIS = 0b)	20mA	10mA - I <sub>AVDD</sub>	150mA (BUCK_CL = 1b)

Table 6-1. Recommended settings for Buck Regulator

#### 6.3.3.1 Buck in Inductor Mode

The buck regulator in MCF8316D-Q1 is primarily designed to support low inductance of 47-µH and 22-µH. A 47-µH inductor allows the buck regulator to operate up to 170-mA load current support, whereas applications requiring current up to 20-mA can use a 22-µH inductor which saves component size.

Product Folder Links: MCF8316D-Q1



Figure 6-2 shows the connection of buck regulator in inductor mode.




Figure 6-2. Buck (Inductor Mode)

#### 6.3.3.2 Buck in Resistor mode

If the external load requirement is less than 10-mA, the inductor can be replaced with a resistor. In resistor mode the power is dissipated across the external resistor and the efficiency is lower than buck in inductor mode.

Figure 6-3 shows the connection of buck in resistor mode.




Figure 6-3. Buck (Resistor Mode)

### 6.3.3.3 Buck Regulator with External LDO

The buck regulator also supports the voltage requirement to supply an external LDO to generate standard 3.3V or 5V output rail with higher accuracies. The buck output voltage is configured to 4V or 5.7V to provide extra headroom to support the external LDO for generating 3.3V or 5V rail as shown in Figure 6-4. This allows for a lower-voltage LDO design to save cost and better thermal management due to low drop-out voltage.

Product Folder Links: MCF8316D-Q1




Figure 6-4. Buck Regulator with External LDO

### 6.3.3.4 AVDD Power Sequencing from Buck Regulator

The AVDD LDO has an option of using the power supply from mixed mode buck regulator to reduce the device power dissipation. The power sequencing mode allows on-the-fly changeover of AVDD LDO input from DC mains (VM) to buck output ( $V_{BK}$ ) as shown in Figure 6-5. This sequencing can be configured through the BUCK\_PS\_DIS bit . Power sequencing is supported only when buck output voltage is set to 5-V or 5.7-V.




Figure 6-5. AVDD Power Sequencing from Mixed Mode Buck Regulator

#### 6.3.3.5 Mixed Mode Buck Operation and Control

The buck regulator implements a pulse frequency modulation (PFM) architecture with peak current mode control. The output voltage of the buck regulator is compared with the internal reference voltage ( $V_{BK\_REF}$ ) which is internally generated depending on the buck output voltage setting (BUCK\_SEL) which constitutes an outer voltage control loop. Depending on the comparator output going high ( $V_{BK} < V_{BK\_REF}$ ) or low ( $V_{BK} > V_{BK\_REF}$ ), the high-side power FET of the buck turns on and off respectively. An independent current control loop monitors the current in high-side power FET ( $I_{BK}$ ) and turns off the high-side FET when the current becomes higher than the buck current limit ( $I_{BK\_CL}$  set by BUCK\_CL) - this implements a current limit control for the buck regulator. Figure 6-6 shows the architecture of the buck and various control/protection loops.




Figure 6-6. Buck Operation and Control Loops

### 6.3.4 AVDD Linear Voltage Regulator

A 3.3V linear regulator is integrated into MCF8316D-Q1 and is available for use by external circuitry. This AVDD LDO regulator is used for powering up the internal circuitry of the device and additionally, this regulator can also provide the supply voltage for a low-power MCU or other external circuitry supporting up to 20mA. The output of the AVDD regulator is bypassed near the AVDD pin with a X5R or X7R,  $1\mu$ F, 6.3V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is 3.3V.




Figure 6-7. AVDD Linear Regulator Block Diagram

Use Equation 1 to calculate the power dissipated in the device by the AVDD linear regulator with VM as supply (BUCK\_PS\_DIS = 1b)

$$P = (V_{VM} - V_{AVDD}) \times I_{AVDD} \tag{1}$$

For example, at a V<sub>VM</sub> of 24V, drawing 20mA out of AVDD results in a power dissipation as shown in Equation 2.

$$P = (24 \text{ V} - 3.3 \text{ V}) \times 20 \text{ mA} = 414 \text{ mW}$$
 (2)

Use Equation 3 to calculate the power dissipated in the device by the AVDD linear regulator with buck output as supply (BUCK\_PS\_DIS = 0b)

$$P = (V_{FB\ BK} - V_{AVDD}) \times I_{AVDD} \tag{3}$$

### 6.3.5 Charge Pump

Since the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the VM power supply to turn-on the high-side FETs. The MCF8316D-Q1 integrates a charge-pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors ( $C_{CP}$ ,  $C_{FLY}$ ) for operation. See Figure 6-8 and Table 4-1 for details on these capacitors (value, connection, and so forth).






Figure 6-8. Charge Pump

#### 6.3.6 Slew Rate Control

An adjustable gate-drive current control is provided for the output stage MOSFETs to achieve configurable slew rate for EMI mitigation. The MOSFET VDS slew rate is a critical factor for optimizing conducted and radiated emissions, total energy and duration of diode recovery spikes and switching voltage transients related to parasitic elements of the PCB. This slew rate is predominantly determined by the control of the internal MOSFET gate current as shown in Figure 6-9.




Figure 6-9. Slew Rate Circuit Implementation

The slew rate of each half-bridge can be adjusted through SLEW\_RATE. Slew rate can be configured as either  $125\text{-V/}\mu\text{s}$  or  $200\text{-V/}\mu\text{s}$ . The slew rate is calculated by the rise-time and fall-time of the voltage on OUTx pin as shown in Figure 6-10.




Figure 6-10. Slew Rate Timings

## 6.3.7 Cross Conduction (Dead Time)

The device is fully protected against any cross conduction of MOSFETs - during the switching of high-side and low-side MOSFETs, MCF8316D-Q1 avoids shoot-through events by inserting a dead time ( $t_{dead}$ ). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and ensuring that VGS of high-side MOSFET has dropped below turn-off level before switching on the low-side MOSFET of same half-bridge (or vice-versa) as shown in Figure 6-11 and Figure 6-12. The VGS of the high-side and low-side MOSFETs (VGS\_HS and VGS\_LS) shown in Figure 6-12 are internal signals.




Figure 6-11. Cross Conduction Protection






Figure 6-12. Dead Time



### 6.3.8 Motor Control Input Sources

The MCF8316D-Q1 provides four ways of controlling the motor:

- 1. SPEED Control: In speed control mode, the speed of the motor is controlled using a closed loop PI control according to the input reference.
- 2. POWER Control: In power control mode, the DC input power of the inverter power stage is controlled using a closed loop PI control according to the input reference.
- 3. CURRENT Control: In current control mode, the torque generating current (iq) is controlled using a closed loop PI control according to the input reference.
- 4. VOLTAGE Control: In voltage control mode, the voltage applied to the motor is controlled according to the input reference.

The MCF8316D-Q1 provides four sources of the reference input for motor control as listed below. The reference input source is configured by SPEED MODE.

- PWM input on SPEED/WAKE pin by varying duty cycle of input signal
- Frequency input on SPEED/WAKE pin by varying frequency of input signal
- Analog input on SPEED/WAKE pin by varying amplitude of input signal
- Over I<sup>2</sup>C by configuring DIGITAL\_SPEED\_CTRL register




Figure 6-13. Multiplexing the Reference Input Command

The signal path from REF (SPEED/WAKE) pin input (or I2C based speed input) to output reference (SPEED REF or POWER REF or CURRENT REF or VOLTAGE REF) shown in Figure 6-13.

#### 6.3.8.1 Analog-Mode Motor Control

Analog input based motor control can be configured by setting SPEED MODE to 00b. In this mode, the duty command (DUTY CMD) varies with the analog voltage input on the SPEED pin ( $V_{SPEED}$ ). When  $0 \le V_{SPEED} \le$  $V_{EN\_SB}$ , DUTY\_CMD is set to zero. When  $V_{EX\_SB} \le V_{SPEED} \le V_{ANA\_FS}$ , DUTY\_CMD varies linearly with  $V_{SPEED}$  as shown in Figure 6-14.  $V_{EX\_SB}$  and  $V_{EN\_SB}$  are the standby entry and exit thresholds - refer Section 6.4.1.2 for more information on  $V_{EX}$  SB and  $V_{EN}$  SB. When  $V_{SPEED} > V_{ANA}$  FS, DUTY\_CMD is clamped to 100%.






Figure 6-14. Analog-Mode Motor Control

#### 6.3.8.2 PWM-Mode Motor Control

PWM based motor control can be configured by setting SPEED\_MODE to 01b. In this mode, the PWM duty cycle applied to the SPEED pin can be varied from 0 to 100% and duty command (DUTY\_CMD) varies linearly with the applied PWM duty cycle. When  $0 \le \text{Duty}_{\text{SPEED}} \le \text{Duty}_{\text{EN}\_SB}$ , DUTY\_CMD is set to zero. When  $\text{Duty}_{\text{EX}\_SB} \le \text{Duty}_{\text{SPEED}} \le 100\%$ , DUTY\_CMD varies linearly with  $\text{Duty}_{\text{SPEED}}$  as shown in Figure 6-15.  $\text{Duty}_{\text{EX}\_SB}$  and  $\text{Duty}_{\text{EN}\_SB}$  are the standby entry and exit thresholds - refer Section 6.4.1.2 for more information on  $\text{Duty}_{\text{EX}\_SB}$  and  $\text{Duty}_{\text{EN}\_SB}$ . The frequency of the PWM input signal applied to the SPEED pin is defined as  $f_{\text{PWM}}$  and the range for this frequency can be configured through SPEED RANGE SEL.

#### Note

- f<sub>PWM</sub> is the frequency of the PWM signal the device can accept at SPEED pin to control motor speed. It does not correspond to the PWM output frequency that is applied to the motor phases. The PWM output frequency can be configured through PWM\_FREQ\_OUT (see Section 6.3.17).
- 2. SLEEP\_ENTRY\_TIME should be set longer than the off time in PWM signal ( $V_{SPEED} < V_{IL}$ ) at lowest duty input. For example, if  $f_{PWM}$  is 10 kHz and lowest duty input is 2%, SLEEP\_ENTRY\_TIME should be more than 98  $\mu$ s to ensure there is no unintended sleep/standby entry.




Figure 6-15. PWM-Mode Motor Control

#### 6.3.8.3 I<sup>2</sup>C-based Motor Control

I²C based serial interface can be used for motor control by setting SPEED\_MODE to 10b. In this mode, the control command can be written directly into DIGITAL\_SPEED\_CTRL register. The SPEED pin can be used to control the sleep entry and exit - if SPEED pin input is set to a value lower than  $V_{EN\_SL}$  after DIGITAL\_SPEED\_CTRL register has been set to 0b for a time longer than SLEEP\_ENTRY\_TIME, MCF8316D-Q1 enters sleep state. When SPEED pin >  $V_{EX\_SL}$ , MCF8316D-Q1 exits sleep state and motor is controlled through DIGITAL\_SPEED\_CTRL register. If 0 ≤ DIGITAL\_SPEED\_CTRL register ≤ DIGITAL\_SPEED\_CTRLEN\_SB and SPEED pin >  $V_{EX\_SL}$ , MCF8316D-Q1 is in standby state. The relationship between DUTY\_CMD and DIGITAL\_SPEED\_CTRL register is shown in Figure 6-16. Refer Section 6.4.1.2 for more information on DIGITAL\_SPEED\_CTRLEN\_SB\_EX\_SB\_and DIGITAL\_SPEED\_CTRLEN\_SB\_EN\_SB.






Figure 6-16. I2C Mode Speed Control

### 6.3.8.4 Frequency-Mode Motor Control

Frequency based motor control is configured by setting SPEED\_MODE to 11b. In this mode, duty command varies linearly as a function of the frequency of the square wave input at SPEED/WAKE pin. When  $0 \le \text{Freq}_{\text{SPEED}} \le \text{Freq}_{\text{EN}\_\text{SB}}$ , DUTY\_CMD is set to zero. When  $\text{Freq}_{\text{EX}\_\text{SB}} \le \text{Freq}_{\text{SPEED}} \le \text{INPUT}\_\text{MAXIMUM}\_\text{FREQ}$ , DUTY\_CMD varies linearly with  $\text{Freq}_{\text{SPEED}}$  as shown in Figure 6-17. Freq $\text{EX}\_\text{SB}$  and  $\text{Freq}_{\text{EN}\_\text{SB}}$  are the standby entry and exit thresholds - refer Section 6.4.1.2 for more information on  $\text{Freq}_{\text{EX}\_\text{SB}}$  and  $\text{Freq}_{\text{EN}\_\text{SB}}$ . Input frequency greater than INPUT MAXIMUM FREQ clamps the DUTY CMD to 100%.




Figure 6-17. Frequency Mode Speed Control

#### 6.3.8.5 Input Reference Profiles

MCF8316D-Q1 supports three different kinds of input reference profiles (linear, step, forward-reverse) to enable a variety of end-user applications. The different profiles can be configured through REF\_PROFILE\_CONFIG and the input reference can be a speed, power, current or voltage command as configured by INPUT REFERENCE MODE.

In speed reference mode, the profiler output REF\_X corresponds to percentage of MAX\_SPEED as shown in Equation 4. In power reference mode, the profiler output REF\_X corresponds to percentage of MAX\_POWER as shown in Equation 5. In current reference mode, the profiler output REF\_X corresponds to percentage of ILIMIT as shown in Equation 6. In voltage reference mode, REF\_X corresponds to the modulation index applied to the motor.

$$SPEED_REF (Hz) = (REF_X/255) \times MAX_SPEED (Hz)$$
(4)

$$POWER_REF(W) = (REF_X/255) \times MAX_POWER(W)$$
 (5)

$$CURRENT_REF (A) = (REF_X/255) \times ILIMIT (A)$$
(6)

When REF\_PROFILE\_CONFIG is set to 00b, the input reference is set by the duty command (DUTY\_CMD) as explained in Section 6.3.8.5.5.

## 6.3.8.5.1 Linear Control Profiles

#### Note

For all three profiles (linear, step, forward/reverse),

- When MCF8316D-Q1 is configured as a sleep device, a zero input reference (0V in analog mode, 0% duty in PWM mode, DIGITAL\_SPEED\_CTRL = 0b in I<sup>2</sup>C mode or 0Hz in frequency mode) will stop the motor.
- When MCF8316D-Q1 is configured as a standby device, a zero input reference will result in motor operating at reference level (speed, power, current or voltage) set by REF\_OFF1.






Figure 6-18. Linear Control Profiles

Linear control profiles can be configured by setting REF\_PROFILE\_CONFIG to 01b. Linear profiles feature input control references which change linearly between REF\_CLAMP1 and REF\_CLAMP2 with different slopes which can be set by configuring DUTY\_x and REF\_x combination.

- DUTY OFF1 configures the duty command below which the reference will be REF OFF1.
- DUTY\_OFF1 and DUTY\_ON1configures a hysteresis around reference control input REF\_CLAMP1 and REF\_OFF1 as shown in Figure 6-18.
- DUTY\_CLAMP1 configures the duty command till which reference will be constant with a value REF\_CLAMP1. DUTY\_CLAMP1 can be placed anywhere between DUTY\_OFF1 and DUTY\_A.
- DUTY\_A configures the duty command for reference REF\_A. The reference changes from REF\_CLAMP1 to REF\_A linearly between DUTY\_CLAMP1 and DUTY\_A. DUTY\_A to DUTY\_E has to be in the same order as shown in Figure 6-18.
- DUTY\_B configures the duty command for reference REF\_B. The reference changes linearly between DUTY\_A and DUTY\_B.
- DUTY\_C configures the duty command for reference REF\_C. The reference changes linearly between DUTY\_B and DUTY\_C.
- DUTY\_D configures the duty command for reference REF\_D. The reference changes linearly between DUTY\_C and DUTY\_D.
- DUTY\_E configures the duty command for reference REF\_E. The reference changes linearly between DUTY\_D and DUTY\_E.
- DUTY\_CLAMP2 configures the duty command above which the reference will be constant at REF\_CLAMP2.
  REF\_CLAMP2 configures this constant reference between DUTY\_CLAMP2 and DUTY\_OFF2. The
  reference changes linearly between DUTY\_E and DUTY\_CLAMP2. DUTY\_CLAMP2 can be placed
  anywhere between DUTY\_E and DUTY\_OFF2.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



- DUTY OFF2 and DUTY ON2 configures a hysteresis around reference control input REF CLAMP2 and REF\_OFF2 as shown in Figure 6-18.
- DUTY OFF2 configures the duty command above which the reference will change from REF CLAMP2 to REF OFF2.

#### 6.3.8.5.2 Staircase Control Profiles




Figure 6-19. Staircase Control Profiles

Staircase control profiles can be configured by setting REF\_PROFILE\_CONFIG to 10b. Staircase profiles feature input control reference changes in steps between REF CLAMP1 and REF CLAMP2, by configuring DUTY x and REF x.

- DUTY OFF1 configures the duty command below which the reference will be REF OFF1.
- DUTY OFF1 and DUTY ON1configures a hysteresis around reference control input REF CLAMP1 and REF OFF1 as shown in Figure 6-19.
- DUTY CLAMP1 configures the duty command till which reference will be constant. REF CLAMP1 configures this constant reference between DUTY OFF1 and DUTY CLAMP1. DUTY CLAMP1 can be placed anywhere between DUTY OFF1 and DUTY A.
- DUTY A configures the duty command for reference REF A. There is a step change in reference from REF CLAMP1 to REF A at DUTY CLAMP1. DUTY A to DUTY E has to be in the same order as shown in Figure 6-19.
- DUTY B configures the duty command for reference REF B. There is a step change in reference from REF A to REF B at DUTY A.
- DUTY\_C configures the duty command for reference REF\_C. There is a step change in reference from REF B to REF C at DUTY B.
- DUTY\_D configures the duty command for reference REF\_D. There is a step change in reference from REF\_C to REF\_D at DUTY\_C.



- DUTY\_E configures the duty command for reference REF\_E. There is a step change in reference from REF\_D to REF\_E at DUTY\_D.
- DUTY\_CLAMP2 configures the duty command above which the reference will be constant at REF\_CLAMP2.
  REF\_CLAMP2 configures this constant reference between DUTY\_CLAMP2 and DUTY\_OFF2. There is
  a step change in reference from REF\_E to REF\_CLAMP2 at DUTY\_E. DUTY\_CLAMP2 can be placed
  anywhere between DUTY\_E and DUTY\_OFF2.
- DUTY\_OFF2 and DUTY\_ON2 configures a hysteresis around reference control input REF\_CLAMP2 and REF\_OFF2 as shown in Figure 6-19.
- DUTY\_OFF2 configures the duty command above which the reference will change from REF\_CLAMP2 to REF\_OFF2.
- DUTY\_HYS configures the hysteresis during every step change at DUTY\_CLAMP1, DUTY\_A to DUTY\_E.

#### 6.3.8.5.3 Forward-Reverse Profiles




Figure 6-20. Forward Reverse Control Profiles

Forward-Reverse control profiles can be configured by setting REF\_PROFILE\_CONFIG to 11b. Forward-Reverse profiles feature direction change through adjusting the duty command. DUTY\_C configures duty command at which the direction will be changed. The Forward-Reverse speed profile can be used to eliminate the separate signal used to control the motor direction.



#### Note

The direction change functionality through DIR pin and DIR\_INPUT bits are disabled in forward reverse profile mode.

- DUTY OFF1 configures the duty command below which the reference will be REF OFF1.
- DUTY\_OFF1 and DUTY\_ON1configures a hysteresis around reference control input REF\_CLAMP1 and REF\_OFF1 as shown in Figure 6-20.
- DUTY\_CLAMP1 configures the duty command till which reference will be constant. REF\_CLAMP1 configures
  this constant reference between DUTY\_OFF1 and DUTY\_CLAMP1. DUTY\_CLAMP1 can be placed
  anywhere between DUTY\_OFF1 and DUTY\_A.
- DUTY\_A configures the duty command for reference REF\_A. The reference changes linearly between DUTY CLAMP1 and DUTY A. DUTY A to DUTY E has to be in the same order as shown in Figure 6-20.
- DUTY\_B configures the duty command above which MCF8316D-Q1 will be in off state. The reference remains constant at REF\_A between DUTY\_A and DUTY\_B.
- · DUTY C configures the duty command at which the direction is changed
- DUTY\_D configures the duty command above which the MCF8316D-Q1 will be in running state in the reverse direction. REF\_D configures constant reference between DUTY\_D and DUTY\_E.
- DUTY\_E configures the duty command above which reference changes linearly between DUTY\_E and DUTY\_CLAMP2.
- DUTY\_CLAMP2 configures the duty command above which the reference will be constant at REF\_CLAMP2. REF\_CLAMP2 configures this constant reference between DUTY\_CLAMP2 and DUTY\_OFF2. DUTY\_CLAMP2 can be placed anywhere between DUTY\_E and DUTY\_OFF2.
- DUTY\_OFF2 and DUTY\_ON2 configures a hysteresis around reference control input REF\_CLAMP2 and REF\_OFF2 as shown in Figure 6-20.
- DUTY\_OFF2 configures the duty command above which the reference changes in the reverse direction from REF\_CLAMP2 to REF\_OFF2.
- DUTY HYS configures the hysteresis during step change at DUTY B and DUTY D.

#### 6.3.8.5.4 Multi-Reference Mode Operation

#### Note

The multi-reference (mixed) mode operation is available only when REF\_PROFILE\_CONFIG is set 01b (linear profile) or 10b (staircase profile).

MCF8316D-Q1 provides the option of multi-reference mode operation when VOLTAGE\_MODE\_CONFIG is set to 01b or 10b. When VOLTAGE\_MODE\_CONFIG is set to 01b, MCF8316D-Q1 operates in speed, current or power reference mode till DUTY\_CMD reaches DUTY\_C and then switches to voltage reference mode from DUTY C till 100% duty command as shown in Figure 6-21.

Product Folder Links: MCF8316D-Q1






Figure 6-21. Multi-Reference Mode Operation (when VOLTAGE\_MODE\_CONFIG = 01b)

Conversely, MCF8316D-Q1 operates in voltage reference mode till DUTY\_C and then switches to speed, current or power reference from DUTY\_C till 100% duty command when VOLTAGE\_MODE\_CONFIG is set to 10b as shown in Figure 6-22.




Figure 6-22. Multi-Reference Mode Operation (when VOLTAGE\_MODE\_CONFIG = 10b)

### 6.3.8.5.5 Input Reference Transfer Function without Profiler

The input reference can be a speed, power, current or voltage command as configured by INPUT\_REFERENCE\_MODE.

### Note

- In this mode, if MIN\_DUTY < REF\_CLAMP1, the minimum reference is set by REF\_CLAMP1 and not MIN\_DUTY. For example, if MIN\_DUTY is set to 1% and REF\_CLAMP1 set to 5%, the minimum reference is REF\_CLAMP1 x MAX\_REFERENCE. MAX\_REFERENCE can be MAX\_SPEED, MAX\_POWER, ILIMIT or 100% depending on input reference mode.
- Set MIN DUTY > REF CLAMP1 for using MIN DUTY to set the minimum reference.

## **Speed Reference Transfer Function**




Figure 6-23. Speed Reference Transfer Function

Figure 6-23 shows the relationship between DUTY\_CMD and SPEED\_REF. MAX\_SPEED sets the SPEED\_REF at DUTY\_CMD of 100%. MIN\_DUTY sets the minimum SPEED\_REF (MIN\_DUTY x MAX\_SPEED). If MAX\_SPEED is set to 0-Hz, SPEED\_REF is clamped to zero (irrespective of DUTY\_CMD) and motor is in stopped state.

# **Power Reference Transfer Function**




Figure 6-24. Power Reference Transfer Function

Figure 6-24 shows the relationship between DUTY\_CMD and POWER\_REF. MAX\_POWER sets the POWER\_REF at DUTY\_CMD of 100%. MIN\_DUTY sets the minimum POWER\_REF (MIN\_DUTY x

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

MAX\_POWER). If MAX\_POWER is set to 0-W, POWER\_REF is clamped to zero (irrespective of DUTY\_CMD) and motor is in stopped state.

## **Voltage Reference Transfer Function**




Figure 6-25. Voltage Reference Transfer Function

In voltage reference mode, the phase voltage applied to motor is proportional to the DUTY\_CMD (from MIN\_DUTY to 100%) as shown in Figure 6-25. For DUTY\_CMD less than MIN\_DUTY, the applied voltage to motor is clamped to zero.

## **Current Input Transfer Function**




Figure 6-26. Current Reference Transfer Function

Figure 6-26 shows the relationship between DUTY\_CMD and CURRENT\_REF. ILIMIT sets the CURRENT\_REF at DUTY\_CMD of 100%. MIN\_DUTY sets the minimum CURRENT\_REF (MIN\_DUTY x ILIMIT).

## 6.3.9 Starting the Motor Under Different Initial Conditions

The motor can be in one of three states when MCF8316D-Q1 begins the start-up process. The motor may be stationary, spinning in the forward direction, or spinning in the reverse direction. The MCF8316D-Q1 includes a number of features to allow for reliable motor start-up under all of these conditions. Figure 6-27 shows the motor start-up flow for each of the three initial motor states.






Figure 6-27. Starting the motor under different initial conditions

#### Note

"Forward" means "spinning in the same direction as the commanded direction", and "Reverse" means "spinning in the opposite direction as the commanded direction".

### 6.3.9.1 Case 1 - Motor is Stationary

If the motor is stationary, the commutation must be initialized to be in phase with the position of the motor. The MCF8316D-Q1 provides various options to initialize the commutation logic to the motor position and reliably start the motor.

- The align and double align techniques force the motor into alignment by applying a voltage across particular motor phases to force the motor to rotate in alignment with this phase.
- Initial position detect (IPD) determines the position of the motor based on the deterministic inductance variation, which is often present in BLDC motors.
- The slow first cycle method starts the motor by applying a low frequency cycle to align the rotor position to the applied commutation by the end of one electrical rotation.

MCF8316D-Q1 also provides a configurable brake option to maintain the motor is stationary before initiating one of the above start-up methods. Device enters open loop acceleration after going through the configured start-up method.

## 6.3.9.2 Case 2 - Motor is Spinning in the Forward Direction

If the motor is spinning forward (same direction as the commanded direction) with sufficient speed (BEMF), the MCF8316D-Q1 resynchronizes with the spinning motor and continues commutation by going directly to closed loop operation. If the motor speed is too low for closed loop operation, MCF8316D-Q1 enters open loop operation to accelerate the motor until the motor reaches sufficient speed to enter closed loop operation. By resynchronizing to the spinning motor, the user achieves the fastest possible start-up time for this initial condition. This resynchronization feature can be enabled or disabled through RESYNC EN. If resynchronization is disabled, the MCF8316D-Q1 can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1, considering the motor is stationary.



## 6.3.9.3 Case 3 - Motor is Spinning in the Reverse Direction

If the motor is spinning in the reverse direction (the opposite direction as the commanded direction), the MCF8316D-Q1 provides several methods to change the direction and drive the motor to the target speed reference in the commanded direction.

The reverse drive method allows the motor to be driven so that the motor decelerates through zero speed.

If reverse drive is not enabled, then the MCF8316D-Q1 can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1, considering the motor is stationary.

### Note

Take care when using the reverse drive or brake feature to maintain that the current is limited to an acceptable level and that the supply voltage does not surge as a result of energy being returned to the power supply.

# 6.3.10 Motor Start Sequence (MSS)

Figure 6-28 shows the motor-start sequence implemented in the MCF8316D-Q1 device.




Figure 6-28. Motor Start Sequence






Figure 6-29. Brake Routine

**Power-On State** This is the initial state of the Motor Start Sequence (MSS) when MCF8316D-

> Q1 is powered on. In this state, MCF8316D-Q1 configures the peripherals, initializes the algorithm parameters from EEPROM and prepares for driving the

motor.

Sleep/Standby In this state, SPEED REF is set to zero and MCF8316D-Q1 is either in sleep

or standby mode depending on DEV MODE and SPEED/WAKE pin voltage.

When SPEED REF is set to greater than zero, MCF8316D-Q1 exits the sleep/ SPEED\_REF > 0 Judgement

standby state and proceeds to ISD EN judgement. As long as SPEED REF is

set to zero, MCF8316D-Q1 stays in sleep/standby state.

**Direction Change Command** 

**Judgement** 

When a direction change command is received, MCF8316D-Q1 proceeds to

DIR\_CHANGE\_MODE judgement.

DIR\_CHANGE\_MODE

**Judgement** 

If DIR CHANGE MODE is set to 0b, MCF8316D-Q1 initiates direction change by proceeding to ISD EN judgement. Instead, if DIR CHANGE MODE is set to 1b, MCF8316D-Q1 initiates direction change by proceeding to Speed >

OPN\_CL\_HANDOFF\_THR judgement.

ISD\_EN Judgement MCF8316D-Q1 checks to see if the initial speed detect (ISD) function is enabled (ISD EN = 1b). If ISD is enabled, MSS proceeds to the BEMF

< STAT DETECT THR judgement. Instead, if ISD is disabled, the MSS

proceeds directly to the BRAKE EN judgement.

BEMF < STAT\_DETECT\_THR ISD determines the initial condition (speed, angle, direction of spin) of the

motor (see Section 6.3.10.1). If motor is deemed to be stationary (BEMF < STAT DETECT THR), the MSS proceeds to BRAKE EN judgement, If the

motor is not stationary, MSS proceeds to verify the direction of spin.

Direction of spin Judgement The MSS determines whether the motor is spinning in the forward or the

reverse direction. If the motor is spinning in the forward direction, the



MCF8316D-Q1 proceeds to the RESYNC\_EN judgement. If the motor is spinning in the reverse direction, the MSS proceeds to the RVS DR EN

judgement.

**RESYNC\_EN Judgement** If RESYNC EN is set to 1b, MCF8316D-Q1 proceeds to Speed > Open to

Closed Loop Handoff (Resync) judgement. If RESYNC EN is set to 0b, MSS

proceeds to HIZ\_EN judgement.

Speed > FW DRV RESYN THR

**Judgement** 

If motor speed > FW\_DRV\_RESYN\_THR, MCF8316D-Q1 uses the speed and position information from the ISD to transition to the closed loop state (see Section 6.3.10.2) directly. If motor speed < FW DRV RESYN THR,

MCF8316D-Q1 transitions to open loop state.

**RVS\_DR\_EN Judgement** The MSS checks to see if the reverse drive function is enabled (RVS DR EN =

1b). If it is enabled, the MSS transitions to check speed of the motor in reverse direction. If the reverse drive function is not enabled (RVS DR EN = 0b), the

MSS advances to the HIZ EN judgement.

Speed >

OPN\_CL\_HANDOFF\_THR

Judgement

The MSS checks to see if the reverse speed is high enough for MCF8316D-Q1 to decelerate in closed loop. Till the speed (in reverse direction) is above OL CL HANDOFF THR, MSS stays in closed loop deceleration. If speed is below OPN\_CL\_HANDOFF\_THR, then the MSS transitions to open loop deceleration.

Reverse Closed Loop, Open **Loop Deceleration and Zero** 

**Speed Crossover** 

The MCF8316D-Q1 resynchronizes in the reverse direction, decelerates the motor in closed loop till motor speed falls below the handoff threshold. (see Reverse Drive). When motor speed in reverse direction is too low, the MCF8316D-Q1 switches to open-loop, decelerates the motor in open-loop,

crosses zero speed, and accelerates in the forward direction in open-loop before entering closed loop operation after motor speed is sufficiently high.

**HIZ EN Judgement** 

The MSS checks to determine whether the coast (Hi-Z) function is enabled (HIZ EN = 1b). If the coast function is enabled (HIZ EN = 1b), the MSS advances to the coast routine. If the coast function is disabled (HIZ EN = 0b), the MSS advances to the BRAKE EN judgement.

Coast (Hi-Z) Routine

The device coasts the motor by turning OFF all six MOSFETs for a certain time

configured by HIZ TIME.

**BRAKE\_EN Judgement** 

The MSS checks to determine whether the brake function is enabled (BRAKE EN = 1b). If the brake function is enabled (BRAKE EN = 1b), the MSS advances to the brake routine. If the brake function is disabled (BRAKE EN = 0b), the MSS advances to the motor start-up state (see Section 6.3.10.4).

**Brake Routine** 

MCF8316D-Q1 implements either a time based brake (duration configured by BRK TIME) or a current based brake (brake applied till phase currents < BRK\_CURR\_THR for BRAKE\_CURRENT\_PERSIST) based on BRK CONFIG. Current based brake has a timeout to ensure brake state ends in case phase currents do not drop below BRK CURR THR within BRK TIME. Time based brake can be applied either using high-side or low-side MOSFETs based on BRK MODE configuration. Current based brake is applied using low-side MOSFETs only.

**Closed Loop State** 

In this state, the MCF8316D-Q1 drives the motor with sensorless FOC based on rotor angle estimation.

6.3.10.1 Initial Speed Detect (ISD)

The ISD function is used to identify the initial condition of the motor and is enabled by setting ISD EN to 1b. The initial speed, position and direction is determined by sensing the three phase voltages. ISD can be disabled by



setting ISD EN to 0b. If the function is disabled (ISD EN set to 0b), the MCF8316D-Q1 does not perform the initial speed detect function and proceeds to check if the brake routine (BRAKE EN) is enabled.

### 6.3.10.2 Motor Resynchronization

The motor resynchronization function works when the ISD and resynchronization functions are both enabled and the device determines that the initial state of the motor is spinning in the forward direction (same direction as the commanded direction). The speed and position information measured during ISD are used to initialize the drive state of the MCF8316D-Q1, which can transition directly into closed loop (or open loop if motor speed is not sufficient for closed loop operation) state without needing to stop the motor. In the MCF8316D-Q1, motor resynchronization can be enabled/disabled through RESYNC EN bit. If motor resynchronization is disabled, the device proceeds to check if the motor coast (Hi-Z) routine is enabled.

### 6.3.10.3 Reverse Drive

The MCF8316D-Q1 uses the reverse drive function to change the direction of the motor rotation when ISD EN and RVS DR EN are both set to 1b and the ISD determines the motor spin direction to be opposite to that of the commanded direction. Reverse drive includes synchronizing with the motor speed in the reverse direction, reverse decelerating the motor through zero speed, changing direction, and accelerating in open loop in forward (or commanded) direction until the device transitions into closed loop in forward direction (see Figure 6-30). MCF8316D-Q1 provides the option of using the forward direction parameters or a separate set of reverse drive parameters by configuring REV DRV CONFIG.




Figure 6-30. Reverse Drive Function

## 6.3.10.3.1 Reverse Drive Tuning

MCF8316D-Q1 provides the option of tuning the open to closed loop handoff threshold, open loop acceleration (and deceleration) rates and open loop current limit in reverse drive to values different to those used in forward drive operation; the reverse drive specific parameters can be used by setting REV DRV CONFIG to 1b. If REV DRV CONFIG is set to 0b, MCF8316D-Q1 uses the equivalent parameters configured for forward drive operation during the reverse drive operation too.

The speed at which motor would enter the open loop in reverse direction can be configured using REV DRV HANDOFF THR. For a smooth transition without jerks or loss of synchronism, user can configure an appropriate current limit when the motor is spinning in open loop during speed reversal using REV\_DRV\_OPEN\_LOOP\_CURRENT. The open loop acceleration rates for the forward direction during speed

reversal are defined using REV\_DRV\_OPEN\_LOOP\_ACCEL\_A1 and REV\_DRV\_OPEN\_LOOP\_ACCEL\_A2. The reverse drive open loop deceleration rate, when the motor is decelerating in the opposite direction to zero speed, can be configured as a percentage of reverse drive open loop acceleration using REV\_DRV\_OPEN\_LOOP\_DEC.

### 6.3.10.4 Motor Start-up

There are different options available for motor start-up from a stationary position and these options can be configured by MTR\_STARTUP. In align and double align mode, the motor is aligned to a known position by injecting a DC current. In IPD mode, the rotor position is estimated by applying 6 different high-frequency pulses. In slow first cycle mode, the motor is started by applying a low frequency cycle.

## 6.3.10.4.1 Align

Align is enabled by configuring MTR\_STARTUP to 00b. The MCF8316D-Q1 aligns the motor by injecting a DC current through a particular phase pattern for a certain time configured by ALIGN\_TIME. The phase pattern during align is generated based on ALIGN\_ANGLE. In the MCF8316D-Q1, the current limit during align is configured through ALIGN\_OR\_SLOW\_CURRENT\_ILIMIT.

A fast change in the phase current results in a sudden change in the driving torque and acoustic noise. To avoid this, the MCF8316D-Q1 ramps up the current from 0 to the current limit at a configurable ramp rate set by ALIGN SLOW RAMP RATE. At the end of align routine, the motor is aligned at the known position.

## 6.3.10.4.2 Double Align

Double align is enabled by configuring MTR\_STARTUP to 01b. Single align is not reliable when the initial position of the rotor is 180° out of phase with the applied phase pattern. In this case, it is possible to have start-up failures using single align. In order to improve the reliability of align based start-up, the MCF8316D-Q1 provides the option of double align start-up. In double align start-up, MCF8316D-Q1 uses a phase pattern for the second align that is 90° ahead of the first align phase pattern. In double align, relevant parameters like align time, current limit, ramp rate are the same as in the case of single align - two different phase patterns are applied in succession with the same parameters to ensure that the motor will be aligned to a known position irrespective of initial rotor position.

## 6.3.10.4.3 Initial Position Detection (IPD)

Initial Position Detection (IPD) can be enabled by configuring MTR\_STARTUP to 10b. In IPD, inductive sense method is used to determine the initial position of the motor using the spatial variation in the motor inductance.

Align or double align may result in the motor spinning in the reverse direction before starting open loop acceleration. IPD can be used in such applications where reverse rotation of the motor is unacceptable. IPD does not wait for the motor to align with the commutation and therefore can allow for a faster motor start-up sequence. IPD works well when the inductance of the motor varies as a function of position. IPD works by pulsing current in to the motor and hence can generate acoustics which must be taken into account when determining the best start-up method for a particular application.

# 6.3.10.4.3.1 IPD Operation

Copyright © 2025 Texas Instruments Incorporated

IPD operates by sequentially applying six different phase patterns according to the following sequence: BC-> CB-> AB-> BA-> CA-> AC (see Figure 6-31). When the current reaches the threshold configured by IPD\_CURR\_THR, the MCF8316D-Q1 stops driving the particular phase pattern and measures the time taken to reach the current threshold from when the particular phase pattern was applied. Thus, the time taken to reach IPD\_CURR\_THR is measured for all six phase patterns - this time varies as a function of the inductance in the motor windings. The state with the shortest time represents the state with the minimum inductance. The minimum inductance is because of the alignment of the north pole of the motor with this particular driving state.






Figure 6-31. IPD Function

#### 6.3.10.4.3.2 IPD Release Mode

Two modes are available for configuring the way the MCF8316D-Q1 stops driving the motor when the current threshold is reached. The recirculate (or brake) mode is selected if IPD\_RLS\_MODE = 0b. In this configuration, the low-side (LSC) MOSFET remains ON to allow the current to recirculate between the MOSFET (LSC) and body diode (LSA) (see Figure 6-32). Hi-Z mode is selected if IPD\_RLS\_MODE = 1b. In Hi-Z mode, both the high-side (HSA) and low-side (LSC) MOSFETs are turned OFF and the current recirculates through the body diodes back to the power supply (see Figure 6-33).

In the Hi-Z mode, the phase current has a faster settle-down time, but that can result in a voltage increase on  $V_M$ . The user must manage this with an appropriate selection of either a clamp circuit or by providing sufficient capacitance between  $V_M$  and PGND to absorb the energy. If the voltage surge cannot be contained or if it is unacceptable for the application, recirculate mode must be used. When using the recirculate mode, select the IPD\_CLK\_FREQ appropriately to give the current in the motor windings enough time to decay to 0-A before the next IPD phase pattern is applied.




Figure 6-32. IPD Release Mode - Brake (0b)






Figure 6-33. IPD Release Mode - Tristate (1b)

### 6.3.10.4.3.3 IPD Advance Angle

After the initial position is detected, the MCF8316D-Q1 begins driving the motor in open loop at an angle specified by IPD ADV ANGLE.

Advancing the drive angle anywhere from 0° to 180° results in positive torque. Advancing the drive angle by 90° results in maximum initial torque. Applying maximum initial torque could result in uneven acceleration to the rotor. Select the IPD ADV ANGLE to allow for smooth acceleration in the application (see Figure 6-34).




Figure 6-34. IPD Advance Angle

## 6.3.10.4.4 Slow First Cycle Startup

Slow First Cycle start-up is enabled by configuring MTR\_STARTUP to 11b. In slow first cycle start-up, the MCF8316D-Q1 starts motor commutation at a frequency defined by SLOW FIRST CYCLE FREQ. The frequency configured is used only for first cycle, and then the motor commutation follows acceleration profile configured by open loop acceleration coefficients A1 and A2. The slow first cycle frequency has to be configured to be slow enough to allow motor to synchronize with the commutation sequence. This mode is useful when fast startup is desired as it significantly reduces the align time.

### 6.3.10.4.5 Open Loop

Upon completing the motor position initialization with either align, double align, IPD or slow first cycle, the MCF8316D-Q1 begins to accelerate the motor in open loop. In MCF8316D-Q1, the current limit in open loop is set by OL ILIMIT and the speed is increased using this current. In open loop, the control PI loops for Ia and Id actively control the currents. The angle during open loop is provided from the ramp generator as shown in Figure 6-35.






Figure 6-35. Open Loop

The function of the open-loop operation is to drive the motor to a speed at which the motor generates sufficient BEMF to allow the back-EMF observer to accurately detect the position of the rotor. The motor is accelerated in open loop and speed at any given time is determined by Equation 7. In MCF8316D-Q1, open loop acceleration coefficients, A1 and A2 are configured through OL\_ACC\_A1 and OL\_ACC\_A2 respectively.

Speed(t) = A1 \* t + 0.5 \* A2 \* 
$$t^2$$
 (7)

### 6.3.10.4.6 Transition from Open to Closed Loop


Once the motor has reached a sufficient speed for the back-EMF observer to estimate the angle and speed of the motor, the MCF8316D-Q1 transitions into closed loop state. This handoff speed is automatically determined based on the measured back-EMF and motor speed. Users also have an option to manually set the handoff speed by configuring OPN\_CL\_HANDOFF\_THR and setting AUTO\_HANDOFF\_EN to 0b. In order to have smooth transition and avoid speed transients, the theta error ( $\Theta_{\rm gen}$  -  $\Theta_{\rm est}$ ) is decreased linearly after transition. The ramp rate of theta error reduction can be configured using THETA\_ERROR\_RAMP\_RATE. If the current limit set during the open loop is high and if it is not reduced before transition to closed loop, the motor speed may momentarily rise to higher values than SPEED\_REF after transition into closed loop. In order to avoid such speed variations, configure the IQ\_RAMP\_EN to 1b, so that iq\_ref decreases prior to transition into closed loop. However if the final speed reference (SPEED\_REF) is more than two times the open loop to closed loop hand off speed (OPN\_CL\_HANDOFF\_THR), then iq\_ref is not decreased independent of the IQ\_RAMP\_EN setting, to enable faster motor acceleration.

After hand off to closed loop at a sufficient speed, there could be still some theta error, as the estimators may not be fully aligned. A slow acceleration can be used after the open loop to closed loop transition, maintaing that the theta error reduces to zero. The slow acceleration can be configured using CL\_SLOW\_ACC.

Figure 6-36 shows the control sequence in open to closed loop transition. The current  $i_{q\_ref}$  reduces to a lower value in current decay region, if  $IQ\_RAMP\_EN$  is set to 1b. If  $IQ\_RAMP\_EN$  is set to 0b, then the current decay region will not be present in the transition sequence.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



I. Open Loop Acceleration, II. Current Decay, III. Closed loop slow acceleration IV. Closed loop acceleration, V. Closed loop steady state

Figure 6-36. Control Sequence in Open to Closed Loop Transition




Figure 6-37. Open to Closed Loop Transition Control Block Diagram

# 6.3.11 Closed Loop Operation

The MCF8316D-Q1 drives the motor using Field Oriented Control (FOC) as shown in Figure 6-38. In closed loop operation, the motor angle ( $\Theta_{est}$ ) and speed (SPEED\_EST) are estimated using the back-EMF observer. The speed, power or current regulation is achieved using PI control loops.






Figure 6-38. Closed Loop FOC Control

## 6.3.11.1 Closed Loop Acceleration/Deceleration Slew Rate

During closed loop acceleration/deceleration, MCF8316D-Q1 provides the option of configuring the slew rate of the reference input. This allows for a linear change in reference input (speed or power or current or modulation index) even when there is a step change in reference input (from Analog, PWM, Frequency or I<sup>2</sup>C) as seen in Figure 6-39. This slew rate can be configured so as to prevent sudden changes in the torque applied to the motor which results in acoustic noise. The closed loop acceleration/deceleration slew rate parameter, CL\_ACC/CL\_DEC, sets the slew rate of the reference during acceleration and deceleration respectively.




Figure 6-39. Closed Loop Acceleration/Deceleration Slew Rate



## 6.3.11.2 Speed PI Control

The integrated speed control loop helps maintain a constant speed over varying operating conditions. The  $K_p$  and  $K_i$  coefficients are configured through SPD\_LOOP\_KP and SPD\_LOOP\_KI. The output of the speed loop is used to generate the current reference for torque control ( $I_{q_ref}$ ). The output of the speed loop is limited to implement a current limit. The current limit is set by configuring ILIMIT. When output of the speed loop saturates, the integrator is disabled to prevent integral wind-up.

SPEED\_REF\_SLEW is derived from the duty command input, speed profiles and closed loop acceleration/deceleration rates configured by the user and SPEED\_EST is the estimated speed from the back-EMF observer.




Figure 6-40. Speed PI Control

### 6.3.11.3 Current PI Control

The MCF8316D-Q1 has two PI controllers, one each for  $I_d$  and  $I_q$  to control flux and torque separately.  $K_p$  and  $K_i$  coefficients are the same for both PI controllers and are configured through CURR\_LOOP\_KP and CURR\_LOOP\_KI. The outputs of the current control loops are used to generate voltage signals  $V_d$  and  $V_q$  to be applied to the motor. The outputs of the current loops are clamped to supply voltage  $V_M$ .  $I_d$  current PI loop is executed first and output of  $I_d$  current PI loop  $V_d$  is checked for saturation. When the output of the current loop saturates, the integration is disabled to prevent integral wind-up.




Figure 6-41. I<sub>d</sub> Current PI Control




Figure 6-42. I<sub>q</sub> Current PI Control

#### 6.3.11.4 Power Control Mode

MCF8316D-Q1 provides an option of regulating the (input DC) power instead of motor speed for a closed loop power control. Input power regulation (instead of motor speed) mode is selected by setting INPUT\_REFERENCE\_MODE to 01b. The maximum power that MCF8316D-Q1 can draw from the DC input supply is set by MAX\_POWER. The  $K_p$  and  $K_i$  coefficients for power loop are configured through SPD\_LOOP\_KP and SPD\_LOOP\_KI.




Figure 6-43. Closed Loop Power Control

## 6.3.11.5 Current (Torque) Control Mode

MCF8316D-Q1 provides the option of controlling the motor q- and d-axis currents directly by setting INPUT\_REFERENCE\_MODE to 10b. In this mode, the q- and d-axis current references,  $I_{q\_ref}$  and  $I_{d\_ref}$  is directly set by the duty cycle input, DUTY CMD, ILIMIT and LEAD\_ANGLE instead of the speed PI loop output as shown in Figure 6-38. Thus, this mode enables torque control through setting ILIMIT and hence can be used for torque mode operation.

### 6.3.11.6 Modulation Index Control

MCF8316D-Q1 provides voltage control mode, selected by setting INPUT\_REFERENCE\_MODE to 11b. The closed loop speed control, power control and current control ( $i_q$  and  $i_d$ ) are disabled in this mode. The applied  $V_q$  and  $V_d$  are controlled directly using the user defined modulation index reference voltage (VOLTAGE REF) and the lead angle setting. The VOLTAGE REF varies from MIN\_DUTY to 100%.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated






Figure 6-44. Open Loop Voltage Control

### Note

MCF8316D-Q1 does not support recirculation stop mode during modulation index control mode.

#### 6.3.11.7 Overmodulation

MCF8316D-Q1 provides an overmodulation option to operate the motor at a higher speed at the same VM voltage by increasing the applied fundamental phase voltage by suitably modifying the applied PWM pattern the higher fundamental phase voltage is accompanied by an increase in higher order harmonics. This feature can be enabled by setting OVERMODULATION ENABLE to 1b.

### 6.3.11.8 Motor Speed Limit

MCF8316D-Q1 provides the option of limiting the motor speed to a user configured limit. When SPEED LIMIT ENABLE is set to 1b, irrespective of the input reference mode (current, power or voltage) and operating conditions like (VM, load), MCF8316D-Q1 limits the motor speed to MAX SPEED by restricting the input DC power, motor phase current or voltage (depending on input reference mode). When speed limit is active (motor speed limited at MAX SPEED), the acceleration/deceleration rate is set by CL SLOW ACC instead of CL ACC/CL DEC to minimize chattering around the MAX SPEED value. When the speed limit condition becomes inactive (motor speed < MAX\_SPEED), acceleration/deceleration rate reverts to CL\_ACC/CL\_DEC.

### 6.3.11.9 Input DC Power Limit

MCF8316D-Q1 provides the option of limiting the power that the motor driver can draw from the input DC source (VM). When BUS POWER LIMIT ENABLE is set to 1b, irrespective of the input reference mode (speed, current, or voltage) and operating conditions like (VM, load), MCF8316D-Q1 limits the input DC power to MAX POWER by restricting the motor speed, current or voltage (depending on input reference mode). When power limit is active (input DC power limited at MAX POWER), the acceleration/deceleration rate is set by CL\_SLOW\_ACC instead of CL\_ACC/CL\_DEC to minimize chattering around the MAX\_POWER value. When the power limit condition becomes inactive (input DC power < MAX POWER), acceleration/deceleration rate reverts to CL ACC/CL DEC.

## 6.3.12 Flux Weakening Control

PMSM motors can be operated not only in the constant torque region below the base speed (rated speed) but also in the constant power region above the base speed, but the base speed can be varied according to current and voltage limitation. MCF8316D-Q1 provides a flux weakening control, to increase the motor speed beyond the rated speed. The flux weakening can be enabled by setting FLUX\_WEAK\_EN to 1b. The flux weakening control uses a PI control loop as shown in , to create the I<sub>d ref</sub>. Kp and Ki coefficients for flux weakening loop are configured through FLUX\_WEAK\_KP and FLUX\_WEAK\_KI.

User can configure the modulation index reference, V<sub>s ref</sub> (shown in Figure 6-45) below that the flux weakening is not active and I<sub>d FW</sub> is set to zero. The configuration is available in the bits FLUX\_WEAK\_REF.

$$V_{s\_ref} = \sqrt{V_{q\_ref}^2 + V_{d\_ref}^2}$$
 (8)






Figure 6-45. Flux Weakening Control

### 6.3.13 Motor Parameters

The MCF8316D-Q1 uses the motor resistance, motor inductance and motor back-EMF constant to estimate motor position when operating in closed loop. The MCF8316D-Q1 has the capability of measuring these motor parameters in the offline state (see Motor Parameter Extraction Tool (MPET)). Offline measurement of parameters, when enabled, takes place before normal motor operation. The user can also disable the offline measurement and configure motor parameters through EEPROM. This feature of offline motor parameter measurement is useful to account for motor to motor variation during manufacturing.

### 6.3.13.1 Motor Resistance

For a wye-connected motor, the motor phase resistance refers to the resistance from the phase output to the center tap,  $R_{PH}$  (denoted as  $R_{PH}$  in Figure 6-46). For a delta-connected motor, the motor phase resistance refers to the equivalent phase to center tap in the wye configuration in Figure 6-46.




Figure 6-46. Motor Resistance

For both the delta-connected and the wye-connected motor, the easy way to get the equivalent  $R_{PH}$  is to measure the resistance between two phase terminals ( $R_{PH\_PH}$ ), and then divide this value by two,  $R_{PH}$  =  $\frac{1}{2}$ 



 $R_{PH\_PH}$ . In wye-connected motor, if user has access to center tap (CT),  $R_{PH}$  can also be measured between center tap (CT) and phase terminal.

Configure the motor resistance (R<sub>PH</sub>) to a nearest value from Table 6-2.

Table 6-2. Motor Resistance Look-Up Table

Table 6-2. Motor Resistance Look-Up Table									
MOTOR_RES (HEX)	R <sub>PH</sub> (Ω)	MOTOR_RES (HEX)	R <sub>PH</sub> (Ω)	MOTOR_RES (HEX)	R <sub>PH</sub> (Ω)	MOTOR_RES (HEX)	R <sub>PH</sub> (Ω)		
0x00	Self Measurement (see Motor Parameter Extraction Tool (MPET))	0x40	0.145	0x80	0.465	0xC0	2.1		
0x01	0.006	0x41	0.150	0x81	0.470	0xC1	2.2		
0x02	0.007	0x42	0.155	0x82	0.475	0xC2	2.3		
0x03	0.008	0x43	0.160	0x83	0.480	0xC3	2.4		
0x04	0.009	0x44	0.165	0x84	0.485	0xC4	2.5		
0x05	0.010	0x45	0.170	0x85	0.490	0xC5	2.6		
0x06	0.011	0x46	0.175	0x86	0.495	0xC6	2.7		
0x07	0.012	0x47	0.180	0x87	0.50	0xC7	2.8		
0x08	0.013	0x48	0.185	0x88	0.51	0xC8	2.9		
0x09	0.014	0x49	0.190	0x89	0.52	0xC9	3.0		
0x0A	0.015	0x4A	0.195	0x8A	0.53	0xCA	3.2		
0x0B	0.016	0x4B	0.200	0x8B	0.54	0xCB	3.4		
0x0C	0.017	0x4C	0.205	0x8C	0.55	0xCC	3.6		
0x0D	0.018	0x4D	0.210	0x8D	0.56	0xCD	3.8		
0x0E	0.019	0x4E	0.215	0x8E	0.57	0xCE	4.0		
0x0F	0.020	0x4F	0.220	0x8F	0.58	0xCF	4.2		
0x10	0.022	0x50	0.225	0x90	0.59	0xD0	4.4		
0x11	0.024	0x51	0.230	0x91	0.60	0xD1	4.6		
0x12	0.026	0x52	0.235	0x92	0.61	0xD2	4.8		
0x13	0.028	0x53	0.240	0x93	0.62	0xD3	5.0		
0x14	0.030	0x54	0.245	0x94	0.63	0xD4	5.2		
0x15	0.032	0x55	0.250	0x95	0.64	0xD5	5.4		
0x16	0.034	0x56	0.255	0x96	0.65	0xD6	5.6		
0x17	0.036	0x57	0.260	0x97	0.66	0xD7	5.8		
0x18	0.038	0x58	0.265	0x98	0.67	0xD8	6.0		
0x19	0.040	0x59	0.270	0x99	0.68	0xD9	6.2		
0x1A	0.042	0x5A	0.275	0x9A	0.69	0xDA	6.4		
0x1B	0.044	0x5B	0.280	0x9B	0.70	0xDB	6.6		
0x1C	0.046	0x5C	0.285	0x9C	0.72	0xDC	6.8		
0x1D	0.048	0x5D	0.290	0x9D	0.74	0xDD	7.0		
0x1E	0.050	0x5E	0.295	0x9E	0.76	0xDE	7.2		
0x1F	0.052	0x5F	0.300	0x9F	0.78	0xDF	7.4		
0x20	0.054	0x60	0.305	0xA0	0.80	0xE0	7.6		
0x21	0.056	0x61	0.310	0xA1	0.82	0xE1	7.8		
0x22	0.058	0x62	0.315	0xA2	0.84	0xE2	8.0		
0x23	0.060	0x63	0.320	0xA3	0.86	0xE3	8.2		
0x24	0.062	0x64	0.325	0xA4	0.88	0xE4	8.4		



Table 6-2. Motor Resistance Look-Up Table (continued)

MOTOR_RES P (0) MOTOR_RES			MOTOR_RES	(commuca)	MOTOR_RES		
(HEX)	R <sub>PH</sub> (Ω)	(HEX)	R <sub>PH</sub> (Ω)	(HEX)	R <sub>PH</sub> (Ω)	(HEX)	R <sub>PH</sub> (Ω)
0x25	0.064	0x65	0.330	0xA5	0.90	0xE5	8.6
0x26	0.066	0x66	0.335	0xA6	0.92	0xE6	8.8
0x27	0.068	0x67	0.340	0xA7	0.94	0xE7	9
0x28	0.070	0x68	0.345	0xA8	0.96	0xE8	9.2
0x29	0.072	0x69	0.350	0xA9	0.98	0xE9	9.4
0x2A	0.074	0x6A	0.355	0xAA	1.00	0xEA	9.6
0x2B	0.076	0x6B	0.360	0xAB	1.05	0xEB	9.8
0x2C	0.078	0x6C	0.365	0xAC	1.10	0xEC	10.0
0x2D	0.080	0x6D	0.370	0xAD	1.15	0xED	10.5
0x2E	0.082	0x6E	0.375	0xAE	1.20	0xEE	11.0
0x2F	0.084	0x6F	0.380	0xAF	1.25	0xEF	11.5
0x30	0.086	0x70	0.385	0xB0	1.30	0xF0	12.0
0x31	0.088	0x71	0.390	0xB1	1.35	0xF1	12.5
0x32	0.090	0x72	0.395	0xB2	1.40	0xF2	13.0
0x33	0.092	0x73	0.400	0xB3	1.45	0xF3	13.5
0x34	0.094	0x74	0.405	0xB4	1.50	0xF4	14.0
0x35	0.096	0x75	0.410	0xB5	1.55	0xF5	14.5
0x36	0.098	0x76	0.415	0xB6	1.60	0xF6	15.0
0x37	0.100	0x77	0.420	0xB7	1.65	0xF7	15.5
0x38	0.105	0x78	0.425	0xB8	1.70	0xF8	16.0
0x39	0.110	0x79	0.430	0xB9	1.75	0xF9	16.5
0x3A	0.115	0x7A	0.435	0xBA	1.80	0xFA	17.0
0x3B	0.120	0x7B	0.440	0xBB	1.85	0xFB	17.5
0x3C	0.125	0x7C	0.445	0xBC	1.90	0xFC	18.0
0x3D	0.130	0x7D	0.450	0xBD	1.95	0xFD	18.5
0x3E	0.135	0x7E	0.455	0xBE	2.00	0xFE	19.0
0x3F	0.140	0x7F	0.460	0xBF	2.05	0xFF	20.0

### 6.3.13.2 Motor Inductance

For a wye-connected motor, the motor phase inductance refers to the inductance from the phase output to the center tap,  $L_{PH}$  (denoted as  $L_{PH}$  in Figure 6-47). For a delta-connected motor, the motor phase inductance refers to the equivalent phase to center tap in the wye configuration in Figure 6-47.




Figure 6-47. Motor Inductance

For both the delta-connected motor and the wye-connected motor, the easy way to get the equivalent  $L_{PH}$  is to measure the inductance between two phase terminals ( $L_{PH\_PH}$ ), and then divide this value by two,  $L_{PH}$  = ½  $L_{PH\_PH}$ . In wye-connected motor, if user has access to center tap (CT),  $L_{PH}$  can also be measured between center tap (CT) and phase terminal.



Configure the motor inductance ( $L_{PH}$ ) to a nearest value from Table 6-3.



Table 6-3. Motor Inductance Look-Up Table

Table 6-3. Motor Inductance Look-Up Table									
MOTOR_IND (HEX)	L <sub>PH</sub> (mH)	MOTOR_IND (HEX)	L <sub>PH</sub> (mH)	MOTOR_IND (HEX)	L <sub>PH</sub> (mH)	MOTOR_IND (HEX)	L <sub>PH</sub> (mH)		
0x00	Self Measurement (see Motor Parameter Extraction Tool (MPET))	0x40	0.145	0x80	0.465	0xC0	2.1		
0x01	0.006	0x41	0.150	0x81	0.470	0xC1	2.2		
0x02	0.007	0x42	0.155	0x82	0.475	0xC2	2.3		
0x03	0.008	0x43	0.160	0x83	0.480	0xC3	2.4		
0x04	0.009	0x44	0.165	0x84	0.485	0xC4	2.5		
0x05	0.010	0x45	0.170	0x85	0.490	0xC5	2.6		
0x06	0.011	0x46	0.175	0x86	0.495	0xC6	2.7		
0x07	0.012	0x47	0.180	0x87	0.50	0xC7	2.8		
0x08	0.013	0x48	0.185	0x88	0.51	0xC8	2.9		
0x09	0.014	0x49	0.190	0x89	0.52	0xC9	3.0		
0x0A	0.015	0x4A	0.195	0x8A	0.53	0xCA	3.2		
0x0B	0.016	0x4B	0.200	0x8B	0.54	0xCB	3.4		
0x0C	0.017	0x4C	0.205	0x8C	0.55	0xCC	3.6		
0x0D	0.018	0x4D	0.210	0x8D	0.56	0xCD	3.8		
0x0E	0.019	0x4E	0.215	0x8E	0.57	0xCE	4.0		
0x0F	0.020	0x4F	0.220	0x8F	0.58	0xCF	4.2		
0x10	0.022	0x50	0.225	0x90	0.59	0xD0	4.4		
0x11	0.024	0x51	0.230	0x91	0.60	0xD1	4.6		
0x12	0.026	0x52	0.235	0x92	0.61	0xD2	4.8		
0x13	0.028	0x53	0.240	0x93	0.62	0xD3	5.0		
0x14	0.030	0x54	0.245	0x94	0.63	0xD4	5.2		
0x15	0.032	0x55	0.250	0x95	0.64	0xD5	5.4		
0x16	0.034	0x56	0.255	0x96	0.65	0xD6	5.6		
0x17	0.036	0x57	0.260	0x97	0.66	0xD7	5.8		
0x18	0.038	0x58	0.265	0x98	0.67	0xD8	6.0		
0x19	0.040	0x59	0.270	0x99	0.68	0xD9	6.2		
0x1A	0.042	0x5A	0.275	0x9A	0.69	0xDA	6.4		
0x1B	0.044	0x5B	0.280	0x9B	0.70	0xDB	6.6		
0x1C	0.046	0x5C	0.285	0x9C	0.72	0xDC	6.8		
0x1D	0.048	0x5D	0.290	0x9D	0.74	0xDD	7.0		
0x1E	0.050	0x5E	0.295	0x9E	0.76	0xDE	7.2		
0x1F	0.052	0x5F	0.300	0x9F	0.78	0xDF	7.4		
0x20	0.054	0x60	0.305	0xA0	0.80	0xE0	7.6		
0x21	0.056	0x61	0.310	0xA1	0.82	0xE1	7.8		
0x22	0.058	0x62	0.315	0xA2	0.84	0xE2	8.0		
0x23	0.060	0x63	0.320	0xA3	0.86	0xE3	8.2		
0x24	0.062	0x64	0.325	0xA4	0.88	0xE4	8.4		
0x25	0.064	0x65	0.330	0xA5	0.90	0xE5	8.6		
0x26	0.066	0x66	0.335	0xA6	0.92	0xE6	8.8		
0x27	0.068	0x67	0.340	0xA7	0.94	0xE7	9		
0x28	0.070	0x68	0.345	0xA8	0.96	0xE8	9.2		



Table 6-3. Motor Inductance Look-Up Table (continued)

					( /		
MOTOR_IND (HEX)	L <sub>PH</sub> (mH)	MOTOR_IND (HEX)	L <sub>PH</sub> (mH)	MOTOR_IND (HEX)	L <sub>PH</sub> (mH)	MOTOR_IND (HEX)	L <sub>PH</sub> (mH)
0x29	0.072	0x69	0.350	0xA9	0.98	0xE9	9.4
0x2A	0.074	0x6A	0.355	0xAA	1.00	0xEA	9.6
0x2B	0.076	0x6B	0.360	0xAB	1.05	0xEB	9.8
0x2C	0.078	0x6C	0.365	0xAC	1.10	0xEC	10.0
0x2D	0.080	0x6D	0.370	0xAD	1.15	0xED	10.5
0x2E	0.082	0x6E	0.375	0xAE	1.20	0xEE	11.0
0x2F	0.084	0x6F	0.380	0xAF	1.25	0xEF	11.5
0x30	0.086	0x70	0.385	0xB0	1.30	0xF0	12.0
0x31	0.088	0x71	0.390	0xB1	1.35	0xF1	12.5
0x32	0.090	0x72	0.395	0xB2	1.40	0xF2	13.0
0x33	0.092	0x73	0.400	0xB3	1.45	0xF3	13.5
0x34	0.094	0x74	0.405	0xB4	1.50	0xF4	14.0
0x35	0.096	0x75	0.410	0xB5	1.55	0xF5	14.5
0x36	0.098	0x76	0.415	0xB6	1.60	0xF6	15.0
0x37	0.100	0x77	0.420	0xB7	1.65	0xF7	15.5
0x38	0.105	0x78	0.425	0xB8	1.70	0xF8	16.0
0x39	0.110	0x79	0.430	0xB9	1.75	0xF9	16.5
0x3A	0.115	0x7A	0.435	0xBA	1.80	0xFA	17.0
0x3B	0.120	0x7B	0.440	0xBB	1.85	0xFB	17.5
0x3C	0.125	0x7C	0.445	0xBC	1.90	0xFC	18.0
0x3D	0.130	0x7D	0.450	0xBD	1.95	0xFD	18.5
0x3E	0.135	0x7E	0.455	0xBE	2.00	0xFE	19.0
0x3F	0.140	0x7F	0.460	0xBF	2.05	0xFF	20.0

## 6.3.13.3 Motor Back-EMF constant

The back-EMF constant describes the motor phase-to-neutral back-EMF voltage as a function of the motor speed. For a wye-connected motor, the motor BEMF constant refers to the BEMF as a function of time from the phase output to the center tap,  $Kt_{PH\_N}$  (denoted as  $Kt_{PH\_N}$  in Figure 6-48). For a delta-connected motor, the motor BEMF constant refers to the equivalent phase to center tap in the wye configuration in Figure 6-48.




Figure 6-48. Motor back-EMF constant

For both the delta-connected motor and the wye-connected motor, the easy way to get the equivalent  $\mathsf{Kt}_{\mathsf{PH}_N}$  is to measure the peak value of BEMF on scope for one electrical cycle between two phase terminals  $(\mathsf{E}_{\mathsf{PH}})$ , and then multiply by time duration of one electrical cycle and in order to convert from phase-to-phase to phase-to-neutral divide by  $\mathsf{sqrt}(3)$  as shown in Equation 9 .

$$Kt_{PH}N = \frac{1}{\sqrt{3}} \times E_{PH} \times t_E \tag{9}$$

Configure the motor BEMF constant ( $Kt_{PH\_N}$ ) to a nearest value from Table 6-4.

Table 6-4. Motor BEMF constant Look-Up Table

MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEM F_CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)
0x00	Self Measurement (see Motor Parameter Extraction Tool (MPET))	0x40	14.5	0x80	46.5	0xC0	210
0x01	0.6	0x41	15.0	0x81	47.0	0xC1	220
0x02	0.7	0x42	15.5	0x82	47.5	0xC2	230
0x03	0.8	0x43	16.0	0x83	48.0	0xC3	240
0x04	0.9	0x44	16.5	0x84	48.5	0xC4	250
0x05	1.0	0x45	17.0	0x85	49.0	0xC5	260
0x06	1.1	0x46	17.5	0x86	49.5	0xC6	270
0x07	1.2	0x47	18.0	0x87	50.0	0xC7	280
0x08	1.3	0x48	18.5	0x88	51	0xC8	290
0x09	1.4	0x49	19.0	0x89	52	0xC9	300
0x0A	1.5	0x4A	19.5	0x8A	53	0xCA	320
0x0B	1.6	0x4B	20.0	0x8B	54	0xCB	340
0x0C	1.7	0x4C	20.5	0x8C	55	0xCC	360
0x0D	1.8	0x4D	21.0	0x8D	56	0xCD	380
0x0E	1.9	0x4E	21.5	0x8E	57	0xCE	400
0x0F	2.0	0x4F	22.0	0x8F	58	0xCF	420

Table 6-4. Motor BEMF constant Look-Up Table (continued)

	Iau	ie 6-4. Mioloi D	LIVII COIIStai	it Look-op Tab	e (continuec		
MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEM F_CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)
0x10	2.2	0x50	22.5	0x90	59	0xD0	440
0x11	2.4	0x51	23.0	0x91	60	0xD1	460
0x12	2.6	0x52	23.5	0x92	61	0xD2	480
0x13	2.8	0x53	24.0	0x93	62	0xD3	500
0x14	3.0	0x54	24.5	0x94	63	0xD4	520
0x15	3.2	0x55	25.0	0x95	64	0xD5	540
0x16	3.4	0x56	25.5	0x96	65	0xD6	560
0x17	3.6	0x57	26.0	0x97	66	0xD7	580
0x18	3.8	0x58	26.5	0x98	67	0xD8	600
0x19	4.0	0x59	27.0	0x99	68	0xD9	620
0x1A	4.2	0x5A	27.5	0x9A	69	0xDA	640
0x1B	4.4	0x5B	28.0	0x9B	70	0xDB	660
0x1C	4.6	0x5C	28.5	0x9C	72	0xDC	680
0x1D	4.8	0x5D	29.0	0x9D	74	0xDD	700
0x1E	5.0	0x5E	29.5	0x9E	76	0xDE	720
0x1F	5.2	0x5F	30.0	0x9F	78	0xDF	740
0x20	5.4	0x60	30.5	0xA0	80	0xE0	760
0x21	5.6	0x61	31.0	0xA1	82	0xE1	780
0x22	5.8	0x62	31.5	0xA2	84	0xE2	800
0x23	6.0	0x63	32.0	0xA3	86	0xE3	820
0x24	6.2	0x64	32.5	0xA4	88	0xE4	840
0x25	6.4	0x65	33.0	0xA5	90	0xE5	860
0x26	6.6	0x66	33.5	0xA6	92	0xE6	880
0x27	6.8	0x67	34.0	0xA7	94	0xE7	900
0x28	7.0	0x68	34.5	0xA8	96	0xE8	920
0x29	7.2	0x69	35.0	0xA9	98	0xE9	940
0x2A	7.4	0x6A	35.5	0xAA	100	0xEA	960
0x2B	7.6	0x6B	36.0	0xAB	105	0xEB	980
0x2C	7.8	0x6C	36.5	0xAC	110	0xEC	1000
0x2D	8.0	0x6D	37.0	0xAD	115	0xED	1050
0x2E	8.2	0x6E	37.5	0xAE	120	0xEE	1100
0x2F	8.4	0x6F	38.0	0xAF	125	0xEF	1150
0x30	8.6	0x70	38.5	0xB0	130	0xF0	1200
0x31	8.8	0x71	39.0	0xB1	135	0xF1	1250
0x32	9.0	0x72	39.5	0xB2	140	0xF2	1300
0x33	9.2	0x73	40.0	0xB3	145	0xF3	1350
0x34	9.4	0x74	40.5	0xB4	150	0xF4	1400
0x35	9.6	0x75	41.0	0xB5	155	0xF5	1450
0x36	9.8	0x76	41.5	0xB6	160	0xF6	1500
0x37	10.0	0x77	42.0	0xB7	165	0xF7	1550
0x38	10.5	0x78	42.5	0xB8	170	0xF8	1600
0x39	11.0	0x79	43.0	0xB9	175	0xF9	1650
0x3A	11.5	0x7A	43.5	0xBA	180	0xFA	1700
0x3B	12.0	0x7B	44.0	0xBB	185	0xFB	1750

Tab	le 6-4.	Motor BI	EMF	constan	t Look-Up	Tabl	le (continue	d)

MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEMF_ CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)		Kt <sub>PH_N</sub> (mV/Hz)	MOTOR_BEM F_CONST (HEX)	Kt <sub>PH_N</sub> (mV/Hz)
0x3C	12.5	0x7C	44.5	0xBC	190	0xFC	1800
0x3D	13.0	0x7D	45.0	0xBD	195	0xFD	1850
0x3E	13.5	0x7E	45.5	0xBE	200	0xFE	1900
0x3F	14.0	0x7F	46.0	0xBF	205	0xFF	2000

## 6.3.14 Motor Parameter Extraction Tool (MPET)

The MCF8316D-Q1 uses motor winding resistance, motor winding inductance and Back-EMF constant to estimate motor position in closed loop operation. The MCF8316D-Q1 has capability of automatically measuring motor parameters in offline state, rather than having the user enter the values themselves. The MPET routine measures motor winding resistance, inductance, back EMF constant and mechanical load inertia and frictional coefficients. Offline measurement of parameters takes place before normal motor operation. TI recommends to estimate the motor parameters before motor startup to minimize the impact caused due to possible parameter variations.

Figure 6-49 shows the sequence of operation in the MPET routine. The MPET routine is entered when either the MPET\_CMD bit is set to 1b or a non-zero target speed is set. The MPET routine consists of four steps namely, IPD, Open Loop Acceleration, Current Ramp Down and Coasting. Each one of these steps are executed if the condition shown below the step evaluates to TRUE; if the condition evaluates to FALSE, the algorithm bypasses that particular step and moves on to the next step in the sequence. Once all the 4 steps are completed (or bypassed), the algorithm exits the MPET routine. If target speed is set to a non-zero value, the algorithm begins the start-up and acceleration sequence (to target speed reference) once MPET routine is exited.




Figure 6-49. MPET Sequence

TI proprietary MPET routine includes following sequence of operation.

- IPD: The MPET routine starts with IPD, if the user enables motor winding resistance or inductance
  measurement by setting MPET\_R = 1b and MPET\_L = 1b or if the user defines MOTOR\_RES = 0 or
  MOTOR\_IND = 0. The IPD during MPET is configured using the normal motor operation IPD configuration
  parameters. The IPD current limit and the repeat number is configured using IPD\_CURR\_THR and
  IPD\_REPEAT. The IPD timer over flow or the IPD current decay time more than three times the current
  ramp up time can result in MPET\_IPD\_FAULT.
- Open loop Acceleration:

After IPD, the MPET routine runs align and then open loop acceleration if the back-EMF constant or mechanical parameter measurement are enabled by setting MPET\_KE = 1b and MPET\_MECH = 1b. The MPET routine incorporates the sequences for mechanical parameter measurement, if the speed loop PI constants are defined as zero, even if MPET\_MECH = 0b. This routine uses normal motor operation open loop configuration parameters. The speed slew rate is set by OL\_ACC\_A1 and OL\_ACC\_A2, current reference is set by OL\_ILIMIT and speed reference is set by OPN\_CL\_HANDOFF\_THR.

- Current Ramp Down: After open loop acceleration, if the mechanical parameter measurement is enabled, then the MPET routine optimizes the motor current to lower value sufficient to support the load. If mechanical parameter measurement is disabled (MPET\_MECH = 0b, or non-zero speed loop PI parameters) then the MPET will not have the current ramp down sequence.
- Coasting: MPET routine completes the sequence by allowing the motor to coast by enabling Hi-Z. The motor back EMF and indicative values of mechanical parameters are measured during the motor coasting period. If the motor back EMF is lower than the threshold defined in STAT\_DETECT\_THR, the MPET\_BEMF\_FAULT is generated.

#### Note

User can exit the MPET routine at any time by writing 0b to MPET\_CMD bit and by making target speed as zero.

## Selecting the parameters from EEPROM or MPET

The MPET estimated values are available in the MTR\_PARAMS Register. Setting the MPET\_WRITE\_SHADOW bit to 1, writes the MPET estimated values to the shadow/RAM registers and the user-configured (from EEPROM) values in MOTOR\_RES, MOTOR\_IND, MOTOR\_BEMF\_CONST, CURR\_LOOP\_KP, CURR\_LOOP\_KI, SPD\_LOOP\_KP and SPD\_LOOP\_KI shadow/RAM registers will be overwritten by the estimated values from MPET. If any of the shadow/RAM registers are initialized to zero (from EEPROM registers), the MPET estimated values are used for those registers independent of the MPET\_WRITE\_SHADOW setting. The MPET calculates the current loop KP and KI by using the measured resistance and inductance. The MPET does an estimation of the mechanical parameters including the inertia and frictional coefficient at the shaft (includes both motor and shaft coupled load). These values are used to set an initial values speed loop KP and KI. The estimated speed loop KP and KI setting can be used as an initial setting only and TI recommends to tune these parameters on application by the user based on the performance requirement.

## 6.3.15 Anti-Voltage Surge (AVS)

When a motor is driven, energy is transferred from the power supply into the motor. Some of this energy is stored in the form of inductive and mechanical energy. If the speed command suddenly drops such that the BEMF voltage generated by the motor is greater than the voltage that is applied to the motor, then the mechanical energy of the motor is returned to the power supply and the  $V_M$  voltage surges. The AVS feature works to prevent this voltage surge on  $V_M$  and is enabled by setting AVS\_EN to 1b. AVS can be disabled by setting AVS\_EN to 0b. When AVS is disabled, the deceleration rate is configured through CL\_DEC.

## 6.3.16 Active Braking

Decelerating the motor quickly requires the motor mechanical energy to be extracted from the rotor in a fast and controlled manner. However, the supply voltage (VM) increases if the motor mechanical energy is returned to the power supply during the deceleration process. MCF8316D-Q1 is capable of decelerating the motor quickly without pumping energy back into the supply voltage by using a novel technique called active braking. ACTIVE\_BRAKE\_EN is set to 1b to enable active braking and prevent DC bus voltage (VM) spike during fast motor deceleration. Active braking can also be used during reverse drive (see Reverse Drive) or motor stop (see Active Spin-Down) to reduce the motor speed quickly without DC bus voltage (VM) spike.

The maximum limit on the current sourced from the DC bus  $(i_{dc\_ref})$  during active braking can be configured using ACTIVE\_BRAKE\_CURRENT\_LIMIT. The D-axis current reference  $(i_{d\_ref})$  is generated from the error between DC bus current limit  $(i_{dc\_ref})$  and the estimated DC bus current  $(i_{dc})$  using a PI controller as shown in Figure 6-50. The gain constants of PI controller can be configured using ACTIVE\_BRAKE\_KP and ACTIVE\_BRAKE\_KI. During active braking, the DC bus current limit  $(i_{dc\_ref})$  starts from zero and linearly increases to ACTIVE\_BRAKE\_CURRENT\_LIMIT with current slew rate as defined by ACTIVE\_BRAKE\_BUS\_CURRENT\_SLEW\_RATE.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

Figure 6-50. Active Braking Current Control Loop for id ref

ACTIVE BRAKE SPEED DELTA LIMIT ENTRY sets the minimum difference between the initial target speed above which active braking is entered. For example. consider ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_ENTRY is set to 10%; if the initial speed is 100% and target speed is set to 95%, MCF8316D-Q1 uses AVS instead of active braking to reach 95% speed since the difference in commanded speed change (5%) is less than ACTIVE BRAKE SPEED DELTA LIMIT ENTRY (10%).

ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_EXIT sets the difference between the current and target speed below which active braking is exited. For example, consider ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_EXIT is set to 5%; if the initial motor speed is 100% and target speed is set to 10%, MCF8316D-Q1 uses active braking to reduce the motor speed to 15%; upon reaching 15% speed, MCF8316D-Q1 exits active braking and uses AVS to decelerate the motor speed to 10%.

ACTIVE BRAKE MOD INDEX LIMIT sets modulation which the index below active braking example. consider ACTIVE BRAKE MOD INDEX LIMIT is set to 50%. ACTIVE BRAKE SPEED DELTA LIMIT ENTRY is set to 5%, ACTIVE BRAKE SPEED DELTA LIMIT EXIT is set to 2.5%. If the initial motor speed is at 70% (corresponding modulation index is 90%) and target speed is 40% (corresponding modulation index is 60%), MCF8316D-Q1 uses AVS to decelerate the motor till target speed of 40% since the modulation index (60%) corresponding to final speed is higher than ACTIVE BRAKE MOD INDEX LIMIT of 50%. In the same case, if final speed command is 10% (corresponding modulation index is 30%), MCF8316D-Q1 uses AVS till 30% speed (corresponding modulation index is 50%), switches to active braking from 30% to 15% speed (final speed of 10% + ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_EXIT of 5%) and uses AVS again from 15% to 10% speed to complete the active braking. TI recommends starting active braking tuning with ACTIVE BRAKE MOD INDEX LIMIT set to 100%; if there is a DC bus voltage (VM) spike observed during active braking, reduce ACTIVE BRAKE MOD INDEX LIMIT in steps so as to eliminate this voltage spike. If ACTIVE\_BRAKE\_MOD\_INDEX\_LIMIT is set to 0%, MCF8316D-Q1 decelerates in AVS (even when ACTIVE\_BRAKE\_EN is set to 1b) in the forward direction; in reverse direction (during direction change), ACTIVE BRAKE MOD INDEX LIMIT is not applicable and therefore MCF8316D-Q1 decelerates in active braking.

## Note

- ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_ENTRY, ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_EXIT and ACTIVE\_BRAKE\_MOD\_INDEX\_LIMIT are applicable only during deceleration in forward direction and not used during direction change.
- 2. ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_ENTRY is set higher than ACTIVE\_BRAKE\_SPEED\_DELTA\_LIMIT\_EXIT for active braking operation.
- 3. During active (or closed loop) braking, I<sub>q\_ref</sub> is clamped to -ILIMIT. This (I<sub>q\_ref</sub> being clamped to -ILIMIT) results in the speed PI loop getting saturated and SPEED\_LOOP\_SATURATION bit getting set to 1b during deceleration. This bit is automatically set to 0b once the deceleration is completed and the speed PI loop is out of saturation. Hence, speed loop saturation fault is ignored during deceleration.
- 4. Active braking is available only in speed control mode.
- 5. Active braking is not available (even when ACTIVE\_BRAKE\_EN = 1b) when (bus) power limit feature (BUS\_POWER\_LIMIT\_ENABLE = 1b) is enabled.

# 6.3.17 Output PWM Switching Frequency

MCF8316D-Q1 provides the option to configure the output PWM switching frequency of the MOSFETs through PWM\_FREQ\_OUT. PWM\_FREQ\_OUT has range of 10-60kHz. In order to select optimal output PWM switching frequency, user has to make tradeoff between the current ripple and the switching losses. Generally, motors having lower L/R ratio require higher PWM switching frequency to reduce current ripple.

### 6.3.18 PWM Dithering

MCF8316D-Q1 provides the option of PWM dithering to reduce the EMI generated by MOSFET switching when enabled, the PWM switching frequency is varied continuously (within a user configured frequency range) around the PWM\_FREQ\_OUT setting to spread the EMI energy across the frequency spectrum and reduce the EMI peak values. The user configured frequency range for PWM dithering is set by PWM\_DITHER\_DEPTH; setting PWM\_DITHER\_DEPTH to 0x0 disables PWM dithering. PWM\_DITHER\_DEPTH provides ±5%, ±7.5% and ±10% frequency spread options. When PWM\_FREQ\_OUT is set to 25kHz and PWM\_DITHER\_DEPTH is set to ±10%, the PWM switching frequency applied to the MOSFETs continuously varies between 22.5kHz (25kHz-10%) and 27.5kHz (25kHz+10%), thereby reducing the EMI peaks at multiples of 25kHz. PWM dithering is available in two modes - random or triangular (configured by PWM\_DITHER\_MODE). In random dithering, the PWM switching frequency is continuously varied randomly within the range set by PWM\_FREQ\_OUT and PWM\_DITHER\_DEPTH. In triangular dithering, the PWM switching frequency is varied at user configured slew rate (configured by PWM\_DITHER\_STEP) as shown in Figure 6-51.




Figure 6-51. Triangular PWM Dithering

The PWM switching frequency slew rate (PWM DITHER SLEW in Figure 6-51) is set as shown in Equation 10.

$$PWM_DITHER_SLEW (kHz/s) = PWM_DITHER_STEP * SLEW_SCALING FACTOR$$
 (10)

SLEW SCALING FACTOR varies with PWM switching frequency as listed in Table 6-5.

Table 6-5. SLEW\_SCALING FACTOR vs PWM switching frequency

PWM switching frequency (kHz)	SLEW_SCALING FACTOR
10	1
15	2.25
20	2
25	3.125
30	4.5
35	3.0625
40	4
45	5.0625
50	6.25
55	7.5625

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



Table 6-5. SLEW\_SCALING FACTOR vs PWM switching frequency (continued)

PWM switching frequency (kHz)	SLEW_SCALING FACTOR
60	9

#### 6.3.19 PWM Modulation Schemes

The MCF8316D-Q1 supports two different modulation schemes, namely, continuous and discontinuous space vector PWM modulation schemes. In continuous PWM modulation, all the three phases switch all the time as per the defined switching frequency. In discontinuous PWM modulation, one of the phases is clamped to ground for 120° electrical period, and the other two phases are pulse width modulated. The modulation scheme is configured using PWM\_MODE. Figure 6-52 shows the modulated average phase voltages for different modulation schemes.




Figure 6-52. Continuous and Discontinuous PWM Modulation Phase Voltages

Continuous modulation helps in reducing current ripple for motors having low inductance but it results in higher switching losses because all three phases are switching. Discontinuous modulation has lower switching losses due to only two phases switching at a time, but higher current ripple.

### 6.3.20 Dead Time Compensation

Dead time is inserted between the switching instants of high-side and low-side MOSFETs in a half-bridge leg to avoid shoot-through condition. Due to dead time insertion, the expected voltage and applied voltage at the phase node differ based on the phase current direction. The phase node voltage distortion introduces undesired distortion in the phase current causing audible noise. MCF8316D-Q1 integrates a proprietary dead time compensation technique to remove this phase current distortion and greatly reduce the audible noise, thereby significantly improving the acoustic performance of the FOC in MCF8316D-Q1. This dead time compensation can be enabled or disabled by configuring DEADTIME\_COMP\_EN. Even when DEADTIME\_COMP\_EN is set to 1b (compensation enabled), dead time compensation is disabled when motor electrical frequency exceeds 108Hz and re-enabled when motor electrical frequency drops below 102Hz.

## 6.3.21 Motor Stop Options

The MCF8316D-Q1 provides different options for stopping the motor which can be configured by MTR STOP.

# 6.3.21.1 Coast (Hi-Z) Mode

Coast (Hi-Z) mode is configured by setting MTR\_STOP to 000b. When motor stop command is received, the MCF8316D-Q1 will transition into a high impedance (Hi-Z) state by turning off all MOSFETs. When the



MCF8316D-Q1 transitions from driving the motor into a Hi-Z state, the inductive current in the motor windings continues to flow and the energy returns to the power supply through the body diodes in the MOSFET output stage (see example Figure 6-53).




Figure 6-53. Coast (Hi-Z) Mode

In this example, current is applied to the motor through the high-side phase-A MOSFET (HSA), high-side phase-B MOSFET(HSB) and returned through the low-side phase-C MOSFET (LSC). When motor stop command is received all 6 MOSFETs transition to Hi-Z state and the inductive energy returns to supply through body diodes of MOSFETs LSA, LSB and HSC.

### 6.3.21.2 Recirculation Mode

Recirculation mode is configured by setting MTR STOP to 001b. In order to prevent the inductive energy from returning to DC input supply during motor stop, the MCF8316D-Q1 allows current to circulate within the MOSFETs by selectively turning OFF some of the active (ON) MOSFETs for a certain time (auto calculated recirculation time to allow the inductive current to decay to zero) before transitioning into Hi-Z by turning OFF the remaining MOSFETs.

Depending on the phase voltage pattern at the time of receiving the stop command, either low-side (see Figure 6-54) or high-side recirculation (see Figure 6-55) will be used to stop the motor without sending the inductive energy back to the DC input supply.




Figure 6-54. Low-Side Recirculation






Figure 6-55. High-Side Recirculation

### Note

Recirculation stop will not be available when the motor is in open loop state or active braking state or during flux weakening or when lead angle is non-zero; in such cases, the motor stop mode is set by LOW\_SPEED\_RECIRC\_BRAKE\_EN.

### 6.3.21.3 Low-Side Braking

Low-side braking mode is configured by setting MTR\_STOP to 010b. When a motor stop command is received, the output speed is reduced to a value defined by BRAKE\_SPEED\_THRESHOLD prior to turning all low-side MOSFETs ON (see example Figure 6-56) for a time configured by MTR\_STOP\_BRK\_TIME. If the motor speed is below BRAKE\_SPEED\_THRESHOLD prior to receiving stop command, then the MCF8316D-Q1 transitions directly into the brake state. After applying the brake for MTR\_STOP\_BRK\_TIME, the MCF8316D-Q1 transitions into the Hi-Z state by turning OFF all MOSFETs.




Figure 6-56. Low-Side Braking

The MCF8316D-Q1 can also enter low-side braking through BRAKE pin input. When BRAKE pin is pulled to HIGH state, the output speed is reduced to a value defined by BRAKE\_SPEED\_THRESHOLD prior to turning all low-side MOSFETs ON. In this case, MCF8316D-Q1 stays in low-side brake state till BRAKE pin changes to LOW state.

## 6.3.21.4 High-Side Braking

High-side braking mode is configured by setting MTR\_STOP to 011b. When a motor stop command is received, the output speed is reduced to a value defined by BRAKE\_SPEED\_THRESHOLD prior to turning all high-side MOSFETs ON (see example Figure 6-57) for a time configured by MTR\_STOP\_BRK\_TIME. If the motor speed is below BRAKE\_SPEED\_THRESHOLD prior to receiving stop command, then the MCF8316D-Q1 transitions directly into the brake state. After applying the brake for MTR\_STOP\_BRK\_TIME, the MCF8316D-Q1 transitions into Hi-Z state by turning OFF all MOSFETs.

Submit Document Feedback






Figure 6-57. High-Side Braking

### 6.3.21.5 Active Spin-Down

Active spin down mode is configured by setting MTR STOP to 100b. When a motor stop command is received, the MCF8316D-Q1 reduces SPEED REF to ACT SPIN THR and then transitions to Hi-Z state by turning all MOSFETs OFF. The advantage of this mode is that by reducing SPEED\_REF, the motor is decelerated to lower speed thereby reducing the phase currents before entering Hi-Z. Now, when the motor transitions into Hi-Z state, the energy transfer to the power supply is reduced. The threshold ACT SPIN THR needs to configured high enough for MCF8316D-Q1 to not lose synchronization with the motor.

## 6.3.22 Align Braking

Note Align braking is available only when BRAKE PIN MODE is set to 1b.

Align braking is used to stop the motor at a user configured angle when a brake command is received either through a logic High signal on the BRAKE pin or by setting BRAKE INPUT to 01b. In this mode, on receiving the brake command, MCF8316D-Q1 reduces the motor speed to a value defined by BRAKE SPEED THRSHOLD before bringing the motor to an "aligned stop" by continuously injecting a DC current through a particular phase pattern. The phase pattern during align brake is generated based on the angle at which align needs to be performed - this angle can be configured either as the last commutation angle when BRAKE SPEED THRESHOLD is reached (ALIGN BRAKE ANGLE SEL = 0b) or set directly using ALIGN ANGLE (when ALIGN BRAKE ANGLE SEL = 1b). The current limit during align braking is configured through ALIGN\_OR\_SLOW\_CURRENT\_ILIMIT.

## 6.3.23 FG Configuration

The MCF8316D-Q1 provides information about the motor speed through the Frequency Generate (FG) pin. In MCF8316D-Q1, the FG pin output is configured through FG CONFIG. When FG CONFIG is configured to 0b, the FG output is active as long as the MCF8316D-Q1 is driving the motor. When FG CONFIG is configured to 1b, the MCF8316D-Q1 provides an FG output until the motor back-EMF falls below FG BEMF THR.

## 6.3.23.1 FG Output Frequency

The FG output frequency can be configured by FG DIV. Many applications require the FG output to provide a pulse for every mechanical rotation of the motor. Different FG DIV configurations can accomplish this for 2-pole up to 30-pole motors. FG DIV = 0000b provides an FG pulse every 120° (electrical) for backward compatibility with legacy 3-Hall sensored solutions.

Figure 6-58 shows the FG output when MCF8316D-Q1 has been configured to provide FG pulses every 120° (elec.), once every electrical cycle (2 poles), once every two electrical cycle (4 poles), once every three electrical cycles (6 poles), once every four electrical cycles (8 poles), and so on.




Figure 6-58. FG Frequency Divider

## 6.3.23.2 FG during Open and Closed Loop States

During closed loop operation, the driving speed (FG output frequency) and the actual motor speed are synchronized. During open-loop operation, however, FG may not reflect the actual motor speed.

The MCF8316D-Q1 provides three options for controlling the FG output during open loop, as shown in Figure 6-59. The selection of these options is configured through FG\_SEL.

If FG\_SEL is set to,

- 00b: When in open loop, the FG output is based on the driving frequency.
- 01b: When in open loop, the FG output will be driven high.
- 10b: The FG output will reflect the driving frequency during open loop operation in the first motor start-up
  cycle after power-on, sleep/standby; FG will be held high during open loop operation in subsequent start-up
  cycles.






Figure 6-59. FG Behavior During Open Loop

### 6.3.23.3 FG during Fault and Idle States

MCF8316D-Q1 provides the option of configuring FG output during fault and idle (motor stopped due to zero speed command) states. FG output during fault state is configured by FG FAULT CONFIG and FG output during idle state is configured by FG IDLE CONFIG - FG can be configured as a low or high signal during fault and can also be configured as a low or high signal during idle state. This allows the use of FG signal to uniquely determine the motor operating condition (fault, idle, spinning). For example, FG output during fault can be configured as a low signal and FG output during idle state can be configured as a high signal and FG during motor spinning can be configured to be at mechanical speed - a low FG output indicates MCF8316D-Q1 encountered a fault condition, a high FG output indicates motor is in idle state and a FG signal at 50% duty indicates motor spinning at a speed equal to FG frequency.



#### Note

Motor is considered to be in stationary/idle state when back-EMF sensed at OUTx is less than STAT\_DETECT\_THR. STAT\_DETECT\_THR should be set sufficiently high to avoid spurious FG toggles due to noise in OUTx pins when motor is in stationary/idle state.

### 6.3.24 Protections

The MCF8316D-Q1 is protected from a host of fault events including motor lock, VM undervoltage, AVDD undervoltage, buck undervoltage, charge pump undervoltage, overtemperature and overcurrent events. Table 6-6 summarizes the response, recovery modes, power stage status, reporting mechanism for different faults.

#### Noto

- 1. Actionable faults (latched or retry) are always reported on nFAULT pin (as logic low).
- 2. Actionable faults (latched or retry) are reported on ALARM pin (as logic high) when ALARM\_PIN\_EN is set to 1b.
- 3. Report only faults are reported on nFAULT (as logic low) only when ALARM\_PIN\_EN is set to 0b. When ALARM\_PIN\_EN is set to 1b, report only faults are reported only on ALARM pin (as logic high) while nFAULT stays high (external or internal pull-up).
- 4. Priority order for multi-fault scenarios is latched > slower retry time fault > faster retry time fault > report only fault. For example, if a latched and retry fault happen simultaneously, the device stays latched in fault mode until user issues clear fault command by writing 1b to CLR\_FLT. If two retry faults with different retry times happen simultaneously, the device retries only after the longer (slower) retry time lapses.
- 5. Recovery refers only to state of FETs (Hi-Z or active) after the fault condition is removed. Automatic indicates that the device automatically recovers (and FETs are active) when retry time lapses after the fault condition is removed. Latched indicates that the device waits for clearing of fault condition (by writing 1b to CLR FLT bit) to make the FETs active again.
- 6. Actionable (latched or retry) faults can take up to 200-ms after fault response (FETs in Hi-Z) to be reported on nFAULT pin (as logic low), ALARM pin (as logic high) and fault status registers.
- 7. Latched faults can take up to 200-ms after CLR\_FLT command is issued (over I<sup>2</sup>C) to be cleared.
- 8. The fault state is latched when the cumulative number of automatic retry attempts (AUTO\_RETRY\_TIMES ≠ 000b) for all faults configured in automatic retry mode is reached. In this case, it is necessary to write 1b to CLR\_FLT\_RETRY\_COUNT bit when writing 1b to CLR\_FLT bit in ALGO\_CTRL1 register to reset the retry counter to zero while clearing the latched fault state.

Table 6-6. Fault Action and Response

FAULT	CONDITION	CONFIGURATION	REPORT	FETs	DIGITAL	RECOVERY
VM undervoltage	V <sub>VM</sub> < V <sub>UVLO</sub> (falling)	_	_	Hi-Z	Disabled	Automatic: V <sub>VM</sub> > V <sub>UVLO</sub> (rising)
AVDD undervoltage	V <sub>AVDD</sub> < V <sub>AVDD_UV</sub> (falling)	_	_	Hi-Z	Disabled	Automatic: $V_{AVDD} > V_{AVDD\_UV}$ (rising)
Buck undervoltage (BUCK_UV)	V <sub>FB_BK</sub> < V <sub>BK_UV</sub> (falling)	_	_	Active/Hi-Z	Active/Disabled	Automatic: $V_{FB\_BK} > V_{BK\_UV}$ (rising)
Charge pump undervoltage (VCP_UV)	V <sub>CP</sub> < V <sub>CPUV</sub> (falling)	_	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Automatic: $V_{VCP} > V_{CPUV}$ (rising)
		OVP_EN = 0b	None	Active	Active	No action
Over Voltage Protection (OVP)	V <sub>VM</sub> > V <sub>OVP</sub> (rising)	OVP_EN = 1b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Automatic: V <sub>VM</sub> < V <sub>OVP</sub> (falling)
Over Current	la	OCP_MODE = 00b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
Protection (OCP)	I <sub>PHASE</sub> > I <sub>OCP</sub>	OCP_MODE = 01b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Retry: t <sub>RETRY</sub>



**Table 6-6. Fault Action and Response (continued)** 

		Table 6-6. Fault Action and Response (continued)									
FAULT	CONDITION	CONFIGURATION	REPORT	FETs	DIGITAL	RECOVERY					
Buck Overcurrent Protection (BUCK_OCP)	I <sub>BK</sub> > I <sub>BK_OCP</sub>	_	_	Hi-Z	Disabled	Automatic					
		MTR_LCK_MODE = 000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT					
		MTR_LCK_MODE = 001b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low- side brake	Active	Latched: CLR_FLT					
		MTR_LCK_MODE = 010b	nFAULT and CONTROLLER_FA ULT_STATUS register	High- side brake	Active	Latched: CLR_FLT					
Motor Lock (MTR_LCK)	Motor lock: Abnormal Speed; No Motor Lock; Abnormal BEMF	MTR_LCK_MODE = 011b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t <sub>LCK_RETRY</sub>					
		MTR_LCK_MODE = 100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low- side brake	Active	Retry: <sup>t</sup> LCK_RETRY					
		MTR_LCK_MODE = 101b	nFAULT and CONTROLLER_FA ULT_STATUS register	High- side brake	Active	Retry: <sup>t</sup> LCK_RETRY					
		MTR_LCK_MODE = 110b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action					
		MTR_LCK_MODE = 111b	None	Active	Active	No action					
		HW_LOCK_ILIMIT_MOD E = 000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT					
		HW_LOCK_ILIMIT_MOD E = 001b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Latched: CLR_FLT					
		HW_LOCK_ILIMIT_MOD E = 010b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Latched: CLR_FLT					
Hardware Lock- Detection Current Limit	V <sub>SOX</sub> > HW_LOCK_ILIMIT	HW_LOCK_ILIMIT_MOD E = 011b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t <sub>LCK_RETRY</sub>					
(HW_LOCK_LIMIT)		HW_LOCK_ILIMIT_MOD E = 100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Retry: t <sub>LCK_RETRY</sub>					
		HW_LOCK_ILIMIT_MOD E = 101b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Retry: t <sub>LCK_RETRY</sub>					
		HW_LOCK_ILIMIT_MOD E= 110b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action					
		HW_LOCK_ILIMIT_MOD E = 111b	None	Active	Active	No action					



Table 6-6. Fault Action and Response (continued)

		lable 6-6. Fault Action and Response (continued)								
FAULT	CONDITION	CONFIGURATION	REPORT	FETs	DIGITAL	RECOVERY				
		LOCK_ILIMIT_MODE = 000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				
		LOCK_ILIMIT_MODE = 001b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Latched: CLR_FLT				
		LOCK_ILIMIT_MODE = 010b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Latched: CLR_FLT				
Software Lock- Detection Current Limit	V <sub>SOX</sub> > LOCK_ILIMIT	LOCK_ILIMIT_MODE = 011b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry:  t <sub>LCK_RETRY</sub>				
(LOCK_LIMIT)		LOCK_ILIMIT_MODE = 100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Retry: <sup>t</sup> LCK_RETRY				
		LOCK_ILIMIT_MODE = 101b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Retry: <sup>f</sup> LCK_RETRY				
		LOCK_ILIMIT_MODE= 110b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action				
		LOCK_ILIMIT_MODE = 111b	None	Active	Active	No action				
IPD Timeout Fault	IPD TIME > 500ms	IPD_TIMEOUT_FAULT_E N = 0b	_	Active	Active	No action				
(IPD_T1_FAULT and IPD_T2_FAULT)	(approx.), during IPD current ramp up or ramp down	IPD_TIMEOUT_FAULT_E N = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t <sub>LCK_RETRY</sub>				
IPD Frequency	IPD pulse before the	IPD_FREQ_FAULT_EN = 0b	_	Active	Active	No action				
Fault (IPD_FREQ_FAULT )	IPD pulse before the current decay in previous IPD pulse	IPD_FREQ_FAULT_EN = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t <sub>LCK_RETRY</sub>				
MPET IPD Fault (MPET_IPD_FAULT )	Same as IPD Timeout Fault during MPET R, L measurement	-	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				
MPET Back-EMF Fault (MPET_BEMF_FA ULT)	Motor Back EMF  < STAT_DETECT_THR  during MPET Ke and mechanical parameters measurement	-	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				
Maximum VM	V <sub>VM</sub> > MAX_VM_MOTOR, if MAX_VM_MOTOR ≠	MAX_VM_MODE = 0b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				
(overvoltage) fault	000b	MAX_VM_MODE = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Automatic: (V <sub>VM</sub> < MAX_VM_MOTOR - VOLTAGE_HYSTERESIS)V				
Minimum VM	V <sub>VM</sub> < MIN_VM_MOTOR, if MIN_VM_MOTOR ≠	MIN_VM_MODE = 0b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				
(undervoltage) fault	000b	MIN_VM_MODE = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Automatic: (V <sub>VM</sub> > MIN_VM_MOTOR + VOLTAGE_HYSTERESIS)V				
External Watchdog	Watchdog tickle does not arrive before configured time interval when	EXT_WDT_FAULT_MOD E = 0b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action				
	EXT_WDT_EN =1b. Refer Section 6.5.5	EXT_WDT_FAULT_MOD E = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				



**Table 6-6. Fault Action and Response (continued)** 

			zionen ana response (seminasa)							
FAULT	CONDITION	CONFIGURATION	REPORT	FETs	DIGITAL	RECOVERY				
Indicates EEPROM contents error/mismatch;		EEP_FAULT_MODE = 0b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				
EEPROM Fault	content evaluation happens whenever a EEPROM read is issued	EEP_FAULT_MODE = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action				
I <sup>2</sup> C CRC Fault	Indicates error in I <sup>2</sup> C transaction as a CRC	CRC_ERR_MODE = 0b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT				
1 C CINC I auti	mismatch	CRC_ERR_MODE = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	No action				
Current Loop Saturation	Indication of current loop saturation due to lower V <sub>VM</sub>	SATURATION_FLAGS_E N = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active; motor speed may not reach speed reference	Active	Automatic: motor will reach reference operating point upon exiting saturation				
Speed Loop Saturation	Indication of speed loop saturation due to lower V <sub>VM</sub> , lower ILIMIT setting etc.,	SATURATION_FLAGS_E N = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active; motor speed may not reach speed reference	Active	Automatic: motor will reach reference operating point upon exiting saturation				
		OTW_REP = 0b	_	Active	Active	No action				
Thermal warning (OTW)	T <sub>J</sub> > T <sub>OTW</sub>	OTW_REP = 1b	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Active	Active	No action				
FET thermal shutdown (TSD_FET)	T <sub>J</sub> > T <sub>TSD_FET</sub>	_	nFAULT and GATE_DRIVER_FA ULT_STATUS register	Hi-Z	Active	Automatic: T <sub>J</sub> < T <sub>TSD_FET</sub> - T <sub>TSD_FET_HYS</sub>				

### 6.3.24.1 VM Supply Undervoltage Lockout

If at any time the input supply voltage on the VM pin falls lower than the  $V_{UVLO}$  threshold (VM UVLO falling threshold), all the integrated FETs, driver charge-pump and digital logic are disabled as shown in Figure 6-60. MCF8316D-Q1 goes into reset state whenever VM UVLO event occurs.




Figure 6-60. VM Supply Undervoltage Lockout

### 6.3.24.2 AVDD Undervoltage Lockout (AVDD\_UV)

If at any time the voltage on the AVDD pin falls lower than the  $V_{AVDD\_UV}$  threshold, all the integrated FETs, driver charge-pump and digital logic controller are disabled. Since internal circuitry in MCF8316D-Q1 is powered through the AVDD regulator, MCF8316D-Q1 goes into reset state whenever AVDD UV event occurs.

### 6.3.24.3 BUCK Under Voltage Lockout (BUCK UV)

If at any time the voltage on the FB\_BK pin falls lower than the  $V_{BK\_UVLO}$  threshold, a buck UV fault is recognized - MCF8316D-Q1 continues to attempt regulating the FB\_BK voltage to set value. Since internal circuitry in MCF8316D-Q1 is powered through the buck regulator, MCF8316D-Q1 may go into reset state if FB\_BK voltage drops low enough to trigger UV on the internal circuits.

## 6.3.24.4 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls lower than the  $V_{CPUV}$  threshold, all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER\_FAULT and VCP\_UV bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the VCP undervoltage condition clears. The VCP\_UV bit stays set until cleared through the CLR\_FLT bit.

## 6.3.24.5 Overvoltage Protection (OVP)

If at any time input supply voltage on the VM pins rises higher than  $V_{OVP}$ , all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER\_FAULT and OVP bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OVP condition clears. The OVP bit stays set until cleared through the CLR\_FLT bit. Setting the OVP\_EN to 0b disables this protection feature.

The OVP threshold can be set to 22-V or 34-V based on the OVP\_SEL bit.




Figure 6-61. Over Voltage Protection

### 6.3.24.6 Overcurrent Protection (OCP)

MOSFET overcurrent event is sensed by monitoring the current flowing through the FETs. If the current across a FET exceeds the  $I_{OCP}$  threshold for longer than the deglitch time  $t_{OCP}$ , an OCP event is recognized and action is taken according to OCP\_MODE. The  $I_{OCP}$  threshold is set through the OCP\_LVL,  $t_{OCP}$  is set through OCP\_DEG and the OCP MODE can be configured in two different modes: latched shutdown and automatic retry.

## 6.3.24.6.1 OCP Latched Shutdown (OCP\_MODE = 00b)

When an OCP event happens in this mode, all MOSFETs are disabled and the nFAULT pin is driven low. The DRIVER\_FAULT, OCP and corresponding FET's OCP bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OCP condition clears and a clear fault command is issued through the CLR\_FLT bit.




Figure 6-62. Overcurrent Protection - Latched Shutdown Mode

## 6.3.24.6.2 OCP Automatic Retry (OCP MODE = 01b)

When an OCP event happens in this mode, all the FETs are disabled and the nFAULT pin is driven low. The DRIVER\_FAULT, OCP and corresponding FET's OCP bits are set to 1b in the fault status registers.

Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the  $t_{RETRY}$  (TRETRY) time elapses. The DRIVER\_FAULT, OCP and corresponding FET's OCP bits are reset to 0b after the  $t_{RETRY}$  period expires.




Figure 6-63. Overcurrent Protection - Automatic Retry Mode

#### 6.3.24.7 Buck Overcurrent Protection

The buck overcurrent event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current through the high-side MOSFET exceeds the  $I_{BK\_OCP}$  threshold for a time longer than the deglitch time ( $t_{OCP}$ ), a buck OCP event is recognized and the buck regulator MOSFETs are disabled (Hi-Z). MCF8316D-Q1 goes into reset state whenever buck OCP event occurs, since the internal circuitry in MCF8316D-Q1 is powered from the buck regulator output.

### 6.3.24.8 Hardware Lock Detection Current Limit (HW LOCK ILIMIT)

The hardware lock detection current limit function provides a configurable threshold for limiting the current to prevent damage to the system. The MCF8316D-Q1 continuously motor phase currents are using comparators. If at any time, any phase current exceeds  $HW\_LOCK\_ILIMIT$  threshold for a time longer than  $t_{HW\_LOCK\_ILIMIT}$ , a  $HW\_LOCK\_ILIMIT$  event is recognized and action is taken according to the  $HW\_LOCK\_ILIMIT\_MODE$ . The current threshold is set by  $HW\_LOCK\_ILIMIT$  and the deglitch time,  $t_{HW\_LCK\_ILIMIT}$  is set by  $HW\_LOCK\_ILIMIT\_DEG$ .  $HW\_LOCK\_ILIMIT\_MODE$  can be set in four different modes:  $HW\_LOCK\_ILIMIT$  latched shutdown,  $HW\_LOCK\_ILIMIT$  automatic retry,  $HW\_LOCK\_ILIMIT$  report only, and  $HW\_LOCK\_ILIMIT$  disabled.

## 6.3.24.8.1 HW LOCK ILIMIT Latched Shutdown

When a HW\_LOCK\_ILIMIT event happens in this mode, the status of MOSFET will be configured by HW LOCK ILIMIT MODE and nFAULT is driven low. Status of MOSFETs during HW LOCK ILIMIT:

- HW LOCK ILIMIT MODE = 000b: All MOSFETs are turned OFF.
- HW LOCK ILIMIT MODE = 001b: All low-side MOSFETs are turned ON.
- HW LOCK ILIMIT MODE = 010b: All high-side MOSFETs are turned ON.

The CONTROLLER\_FAULT and HW\_LOCK\_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the HW\_LOCK\_ILIMIT condition clears and a clear fault command is issued through the CLR\_FLT bit.

6.3.24.8.2 HW LOCK ILIMIT Automatic Recovery

When a HW\_LOCK\_ILIMIT event happens in this mode, the status of MOSFET will be configured by HW\_LOCK\_ILIMIT\_MODE and nFAULT is driven low. Status of MOSFET during HW\_LOCK\_ILIMIT:

- HW LOCK ILIMIT MODE = 011b: All MOSFETs are turned OFF.
- HW LOCK ILIMIT MODE = 100b: All low-side MOSFETs are turned ON
- HW LOCK ILIMIT MODE = 101b: All high-side MOSFETs are turned ON

The CONTROLLER\_FAULT and HW\_LOCK\_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the  $t_{LCK\_RETRY}$  (configured by LCK\_RETRY) time lapses. The CONTROLLER\_FAULT and HW\_LOCK\_ILIMIT bits are reset to 0b after the  $t_{LCK\_RETRY}$  period expires.

## 6.3.24.8.3 HW\_LOCK\_ILIMIT Report Only

No protective action is taken when a HW\_ LOCK\_ILIMIT event happens in this mode (HW\_LOCK\_ILIMIT\_MODE = 110b). The hardware lock detection current limit event is reported by setting the CONTROLLER\_FAULT and HW\_LOCK\_ILIMIT bits to 1b in the fault status registers. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the HW\_LOCK\_ILIMIT condition clears and a clear fault command is issued through the CLR\_FLT bit.

## 6.3.24.8.4 HW LOCK ILIMIT Disabled

No action is taken when a HW\_LOCK\_ILIMIT event happens in this mode (HW\_LOCK\_ILIMIT\_MODE = 111b).

## 6.3.24.9 Lock Detection Current Limit (LOCK\_ILIMIT)

The lock detection current limit function provides a configurable threshold for limiting the current to prevent damage to the system. The MCF8316D-Q1 continuously monitors the motor phase currents through the ADC. If at any time, any phase current exceeds LOCK\_ILIMIT for a time longer than  $t_{LCK\_ILIMIT}$ , a LOCK\_ILIMIT event is recognized and action is taken according to LOCK\_ILIMIT\_MODE. The current threshold is set by LOCK\_ILIMIT and the deglitch time,  $t_{LCK\_ILIMIT}$  is set by LOCK\_ILIMIT\_DEG. LOCK\_ILIMIT\_MODE can be set in four different modes: LOCK\_ILIMIT latched shutdown, LOCK\_ILIMIT automatic retry, LOCK\_ILIMIT report only and LOCK\_ILIMIT disabled.

#### 6.3.24.9.1 LOCK ILIMIT Latched Shutdown

When a LOCK\_ILIMIT event happens in this mode, the status of MOSFETs will be configured by LOCK\_ILIMIT\_MODE and nFAULT is driven low. Status of MOSFETs during LOCK\_ILIMIT:

- LOCK ILIMIT MODE = 000b: All MOSFETs are turned OFF.
- LOCK ILIMIT MODE = 001b: All low-side MOSFETs are turned ON.
- LOCK\_ILIMIT\_MODE = 010b: All high-side MOSFETs are turned ON.

The CONTROLLER\_FAULT and LOCK\_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the LOCK\_ILIMIT condition clears and a clear fault command is issued through the CLR\_FLT bit.

## 6.3.24.9.2 LOCK\_ILIMIT Automatic Recovery

When a LOCK\_ILIMIT event happens in this mode, the status of MOSFETs will be configured by LOCK ILIMIT MODE and nFAULT is driven low. Status of MOSFETs during LOCK ILIMIT:

- LOCK ILIMIT MODE = 011b: All MOSFETs are turned OFF.
- LOCK ILIMIT MODE = 100b: All low-side MOSFETs are turned ON
- LOCK\_ILIMIT\_MODE = 101b: All high-side MOSFETs are turned ON

The CONTROLLER\_FAULT and LOCK\_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the  $t_{LCK\_RETRY}$  (configured by LCK\_RETRY) time lapses. The CONTROLLER\_FAULT and LOCK\_ILIMIT bits are reset to 0b after the  $t_{LCK\_RETRY}$  period expires.

## 6.3.24.9.3 LOCK ILIMIT Report Only

No protective action is taken when a LOCK\_ILIMIT event happens in this mode (LOCK\_ILIMIT\_MODE = 110b). The lock detection current limit event is reported by setting the CONTROLLER\_FAULT and LOCK\_ILIMIT bits to 1b in the fault status registers. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the LOCK\_ILIMIT condition clears and a clear fault command is issued through the CLR\_FLT bit.

#### 6.3.24.9.4 LOCK ILIMIT Disabled

No action is taken when a LOCK ILIMIT event happens in this mode (LOCK ILIMIT MODE = 111b).

#### 6.3.24.10 Motor Lock Detection

The MCF8316D-Q1 provides different lock detect mechanisms to determine if the motor is in a locked state. Multiple detection mechanisms work together to ensure the lock condition is detected quickly and reliably. In addition to detecting if there is a locked motor condition, the MCF8316D-Q1 can also identify and take action if there is no motor connected to the system. Each of the lock detect mechanisms and the no-motor detection can be disabled by their respective register bits (LOCK1/2/3\_EN).

## 6.3.24.10.1 Lock 1: Abnormal Speed (ABN SPEED)

MCF8316D-Q1 monitors the speed continuously and at any time the speed exceeds LOCK\_ABN\_SPEED, an ABN\_SPEED lock event is recognized and action is taken according to the MTR\_LCK\_MODE. The threshold is set through the LOCK\_ABN\_SPEED register. ABN\_SPEED lock can be enabled/disabled by LOCK1\_EN.

## 6.3.24.10.2 Lock 2: Abnormal BEMF (ABN BEMF)

MCF8316D-Q1 estimates back-EMF in order to run motor optimally in closed loop. This estimated back-EMF is compared against the expected back-EMF calculated using the estimated speed and the BEMF constant. Whenever motor is stalled the estimated back-EMF is inaccurate due to lower back-EMF at low speed. When the difference between estimated and expected back-EMF exceeds ABNORMAL\_BEMF\_THR for ABNORMAL\_BEMF\_PERSISTENT\_TIME, an abnormal BEMF fault is triggered and action is taken according to the MTR LCK MODE.

ABN\_BEMF lock can be enabled/disabled by LOCK2\_EN.

## 6.3.24.10.3 Lock3: No-Motor Fault (NO MTR)

The MCF8316D-Q1 continuously monitors phase currents on all three phases; if any phase current stays below NO\_MTR\_THR for 500ms, a NO\_MTR event is recognized. The response to the NO\_MTR event is configured through MTR LCK MODE. NO MTR lock can be enabled/disabled by LOCK3 EN.

#### Note

- No motor fault is disabled when motor speed is < 2Hz.</li>
- No motor fault is unavailable (even when enabled) during motor start-up (IPD or align or double align) state it is available (when enabled) in open and closed loop states
- No motor fault detection during closed loop can be disabled by setting NO\_MTR\_FLT\_ CLOSEDLOOP \_DIS to 1b.

#### 6.3.24.11 Motor Lock (MTR\_LCK)

The MCF8316D-Q1 continuously checks for different motor lock conditions (see Motor Lock Detection) during motor operation. When one of the enabled lock condition happens, a MTR\_LCK event is recognized and action is taken according to the MTR\_LCK\_MODE.

All locks can be enabled or disabled individually and retry times can be configured through LCK\_RETRY. MTR\_LCK\_MODE bit can operate in four different modes: MTR\_LCK latched shutdown, MTR\_LCK automatic retry, MTR\_LCK report only and MTR\_LCK disabled.

6.3.24.11.1 MTR LCK Latched Shutdown

When a MTR\_LCK event happens in this mode, the status of MOSFETs will be configured by MTR\_LCK\_MODE and nFAULT is driven low. Status of MOSFETs during MTR\_LCK:

- MTR LCK MODE = 000b: All MOSFETs are turned OFF.
- MTR LCK MODE = 001b: All low-side MOSFETs are turned ON.
- MTR LCK MODE = 010b: All high-side MOSFETs are turned ON.

The CONTROLLER\_FAULT, MTR\_LCK and respective motor lock condition bits are set to 1b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the MTR\_LCK condition clears and a clear fault command is issued through the CLR\_FLT bit.

### 6.3.24.11.2 MTR LCK Automatic Recovery

When a MTR\_LCK event happens in this mode, the status of MOSFETs will be configured by MTR\_LCK\_MODE and nFAULT is driven low. Status of MOSFETs during MTR\_LCK:

- MTR LCK MODE = 011b: All MOSFETs are turned OFF.
- MTR LCK MODE = 100b: All low-side MOSFETs are turned ON.
- MTR LCK MODE = 101b: All high-side MOSFETs are turned ON.

The CONTROLLER\_FAULT, MTR\_LCK and respective motor lock condition bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the  $t_{LCK\_RETRY}$  (configured by LCK\_RETRY) time lapses. The CONTROLLER\_FAULT, MTR\_LCK and respective motor lock condition bits are reset to 0b after the  $t_{LCK\_RETRY}$  period expires.

## 6.3.24.11.3 MTR\_LCK Report Only

No protective action is taken when a MTR\_LCK event happens in this mode (MTR\_LCK\_MODE = 110b). The motor lock event is reported by setting the CONTROLLER\_FAULT, MTR\_LCK and respective motor lock condition bits to 1b in the fault status registers. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the MTR\_LCK condition clears and a clear fault command is issued through the CLR\_FLT bit.

#### 6.3.24.11.4 MTR LCK Disabled

No action is taken when a MTR\_LCK event happens in this mode (MTR\_LCK\_MODE = 111b).

#### 6.3.24.12 EEPROM Fault

MCF8316D-Q1 provides an EEPROM fault detection feature to prevent device operation when there is EEPROM data mismatch due to an interrupted EEPROM write (UVLO during EEPROM write), EEPROM aging etc., MCF8316D-Q1 implements a CRC and parity check whenever an EEPROM read command is issued - if there is a CRC or parity mismatch, an EEPROM fault is recognized and action taken according to EEP\_FAULT\_MODE. If EEP\_FAULT\_MODE is set to 0b, nFAULT is pulled low, the FETs are in Hi-Z and the CONTROLLER\_FAULT and EEPROM\_ERR\_STATUS bits are set to 1b until the fault condition is cleared by writing 1b to CLR\_FLT. If EEP\_FAULT\_MODE is set to 1b, this fault is reported on nFAULT pin and CONTROLLER\_FAULT, EEPROM\_ERR\_STATUS bits are set to 1b but the device operation (FETs) continues normally. The fault reporting can be cleared (nFAULT pin is released, CONTROLLER\_FAULT, EEPROM\_ERR\_STATUS set to 0b) by writing 1b to CLR\_FLT.

## Note

- An EEPROM read command is internally issued by the device at every power-up/wake-up to load the configurations from EEPROM into the shadow/RAM registers.
- A successful EEPROM write can fix EEPROM data mismatch. When an EEPROM write is successfully completed, MCF8316D-Q1 automatically updates the internal CRC for the new EEPROM values - this updated CRC will be used during subsequent EEPROM read commands to check for EEPROM data mismatch.
- An EEPROM write can happen even when the device is in fault state.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



#### 6.3.24.13 I<sup>2</sup>C CRC Fault

MCF8316D-Q1 provides I<sup>2</sup>C CRC fault detection feature to detect errors in an I<sup>2</sup>C transaction. MCF8316D-Q1 implements a CRC check on the entire I<sup>2</sup>C packet when I<sup>2</sup>C CRC is enabled - if there is a CRC mismatch, an I<sup>2</sup>C CRC fault is recognized and action taken according to CRC\_ERR\_MODE. If CRC\_ERR\_MODE is set to 0b, nFAULT is pulled low, the FETs are in Hi-Z and the CONTROLLER\_FAULT and I<sup>2</sup>C\_CRC\_FAULT\_STATUS bits are set to 1b until the fault condition is cleared by writing 1b to CLR\_FLT. If CRC\_ERR\_MODE is set to 1b, this fault is reported on nFAULT pin and CONTROLLER\_FAULT, I<sup>2</sup>C\_CRC\_FAULT\_STATUS bits are set to 1b but the device operation (FETs) continues normally. The fault reporting can be cleared (nFAULT pin is released, CONTROLLER\_FAULT, I<sup>2</sup>C\_CRC\_FAULT\_STATUS set to 0b) by writing 1b to CLR\_FLT.

## 6.3.24.14 Minimum VM (Undervoltage) Protection

MCF8316D-Q1 provides a configurable VM undervoltage protection. The VM level at which MCF8316D-Q1 triggers the undervoltage fault is set by MIN\_VM\_MOTOR and the fault response to VM undervoltage is set by MIN\_VM\_MODE. If MIN\_VM\_MODE is set to 0b, VM undervoltage fault (at MIN\_VM\_MOTOR) is latched and the FETs are in Hi-Z until the fault condition is cleared by writing 1b to CLR\_FLT bit. If MIN\_VM\_MODE is set to 1b, VM undervoltage fault (at MIN\_VM\_MOTOR) automatically clears and the device starts motor operation once VM > (MIN\_VM\_MOTOR + VOLTAGE\_HYSTERESIS).

## 6.3.24.15 Maximum VM (Overvoltage) Protection

MCF8316D-Q1 provides a configurable VM overvoltage protection. The VM level at which MCF8316D-Q1 triggers the overvoltage fault is set by MAX\_VM\_MOTOR and the fault response to VM overvoltage is set by MAX\_VM\_MODE. If MAX\_VM\_MODE is set to 0b, VM overvoltage fault (at MAX\_VM\_MOTOR) is latched and the FETs are in Hi-Z until the fault condition is cleared by writing 1b to CLR\_FLT bit. If MAX\_VM\_MODE is set to 1b, VM overvoltage fault (at MAX\_VM\_MOTOR) automatically clears and the device starts motor operation once VM < (MAX\_VM\_MOTOR - VOLTAGE\_HYSTERESIS).

#### 6.3.24.16 MPET Faults

An error during resistance and inductance measurement is reported using MPET\_IPD\_FAULT. The MPET\_IPD\_FAULT gets triggered when the IPD timer overflows due to unsuccessful attempt to ramp up the current to the threshold value, same as explained in Section 6.3.24.17. The fault typically gets triggered when there is no motor connected to MCF8316D-Q1 or when the MPET IPD current threshold is set high for motors with high resistance.

An error during BEMF constant measurement is reported using MPET\_BEMF\_FAULT. This fault gets triggered when the measured back EMF is less than the threshold set in STAT\_DETECT\_THR. One example of such fault scenario can be the motor stall while running in open loop due to incorrect open loop configuration used.

## 6.3.24.17 IPD Faults

The MCF8316D-Q1 uses 12-bit timers to estimate the time during the current ramp up and ramp down during IPD, when the motor start-up is configured as IPD (MTR\_STARTUP is set to 10b). During IPD, the algorithm checks for a successful current ramp-up to IPD\_CURR\_THR, starting with an IPD clock of 10MHz; if unsuccessful (timer overflow before current reaches IPD\_CURR\_THR), IPD is repeated with lower frequency clocks of 1MHz, 100kHz, and 10kHz sequentially. If the IPD timer overflows (current does not reach IPD\_CURR\_THR) with all the four clock frequencies, then the IPD\_T1\_FAULT gets triggered. Similarly the algorithm checks for a successful current decay to zero during IPD current ramp down using all the mentioned IPD clock frequencies. If the IPD timer overflows (current does not ramp down to zero) in all the four attempts, then the IPD\_T2\_FAULT gets triggered. The user can enable IPD timeout (IPD timer overflow) by setting IPD\_TIMEOUT\_FAULT\_EN to 1b.

IPD gives incorrect results if the next IPD pulse is commanded before the complete decay of current due to present IPD pulse. The MCF8316D-Q1 can generate a fault called IPD\_FREQ\_FAULT during such a scenario by setting IPD\_FREQ\_FAULT\_EN to 1b. The IPD\_FREQ\_FAULT maybe triggered if the IPD frequency is too high for the IPD current limit and the IPD release mode or if the motor inductance is too high for the IPD frequency, IPD current limit and IPD release mode.



On the occurrence of any IPD fault, MCF8316D-Q1 stops the IPD based start-up process and FETs are in Hi-Z. MCF8316D-Q1 automatically retries IPD based start-up after t<sub>LCK RETRY</sub> elapses.

### 6.3.24.18 FET Thermal Warning (OTW)

If the FET temperature exceeds the FET thermal warning limit (T<sub>OTW</sub>), nFAULT is pulled low and the OT and OTW bits in the gate driver status register are set to 1b. The reporting of OTW (on nFAULT and status bits) can be enabled by setting OTW\_REP to 1b. The device performs no additional action and continues to function. The nFAULT pin is pulled low and OTW bit remains set until cleared through the CLR FLT bit and the die temperature is lower than thermal warning limit. (T<sub>OTW</sub> - T<sub>OTW</sub> HYS).

### 6.3.24.19 FET Thermal Shutdown (TSD FET)

If the FET temperature exceeds the FET thermal shutdown limit (T<sub>TSD FET</sub>), all the FETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the DRIVER\_FAULT, OT and OTS bit in the status register are set to 1b. Normal operation resumes (driver operation and the nFAULT pin is released) when the die temperature decreases below the hysteresis point of the thermal shutdown limit (T<sub>TSD FET</sub> -T<sub>TSD FET HYS</sub>). The OTS bit stays latched high indicating that a thermal event occurred until a clear fault command is issued through the CLR FLT bit. This protection feature cannot be disabled.

#### Note

If die temperature increases to  $T_{TSD\ BUCK}$ , MCF8316D-Q1 will undergo a reset and all fault status bits in this case will be reset to 0b.



### 6.4 Device Functional Modes

#### 6.4.1 Functional Modes

## 6.4.1.1 Sleep Mode

In sleep mode, the MOSFETs, sense amplifiers, buck regulator, charge pump, AVDD LDO regulator and the I<sup>2</sup>C bus are disabled. The device can be configured to enter sleep (instead of standby) mode by configuring DEV MODE to 1b. SPEED pin and I<sup>2</sup>C speed command determine entry and exit from sleep state as described in Table 6-8.

## 6.4.1.2 Standby Mode

The device can be configured to operate as a standby device by setting DEV MODE to 0b. In standby mode, the charge pump. AVDD LDO, buck regulator and I<sup>2</sup>C bus are active while the motor is in stopped state waiting for a suitable non-zero speed command. SPEED pin (analog, PWM or frequency based speed input) or I<sup>2</sup>C speed command (I<sup>2</sup>C based speed input) determines entry and exit from standby state as described in Table 6-8.

The thresholds for entering and exiting standby mode in different input modes are as follows,

Table 6-7. Standby Mode Entry/Exit Thresholds

Input Source (SPEED_MODE)	Standby entry/exit thresholds	REF_PROFILE_CONFIG = 00b	REF_PROFILE_CONFIG ≠ 00b
Analog (00b)	V <sub>EN_SB</sub>	1% x V <sub>ANA_FS</sub>	1% x V <sub>ANA_FS</sub>
	$V_{EX\_SB}$	5% x V <sub>ANA_FS</sub>	5% x V <sub>ANA_FS</sub>
PWM (01b)	Duty <sub>EX_SB/EN_SB</sub>	Maximum of (1%, DUTY_HYS)	0%
I <sup>2</sup> C (10b)	DIGITAL_SPEED_CTRL <sub>EX_SB</sub> / EN_SB	Maximum of (1%, DUTY_HYS) x 32767	0
Frequency (11b)	Freq <sub>EX_SB/EN_SB</sub>	Maximum of (1%, DUTY_HYS) x INPUT_MAXIMUM_FREQ (subject to minimum of 3Hz)	< 3Hz

Table 6-8. Conditions to Enter or Exit Sleep/Standby Modes

	indication of a community in a second production of the community in a community								
SPEED COMMAND MODE	ENTER STANDBY CONDITION	EXIT FROM STANDBY CONDITION	ENTER SLEEP CONDITION	EXIT FROM SLEEP CONDITION					
Analog	V <sub>SPEED</sub> < V <sub>EN_SB</sub>	V <sub>SPEED</sub> > V <sub>EX_SB</sub>	V <sub>SPEED</sub> < V <sub>EN_SL</sub> for t <sub>DET_SL_ANA</sub>	$V_{SPEED} > V_{EX\_SL}$ for $t_{DET\_ANA}$					
PWM	Duty <sub>SPEED</sub> < Duty <sub>EN_SB</sub>	Duty <sub>SPEED</sub> > Duty <sub>EX_SB</sub>	$V_{SPEED} < V_{IL}$ for $t_{DET\_SL\_PWM}$	$V_{SPEED} > V_{IH}$ for $t_{DET\_PWM}$					
I <sup>2</sup> C	DIGITAL_SPEED_CTRL < DIGITAL_SPEED_CTRL <sub>EN_SB</sub>	DIGITAL_SPEED_CTRL > DIGITAL_SPEED_CTRL <sub>EX_S</sub> B	DIGITAL_SPEED_CTRL is set to 0b for SLEEP_ENTRY_TIME and V <sub>SPEED</sub> < V <sub>IL</sub>	V <sub>SPEED</sub> > V <sub>IH</sub> for t <sub>DET_PWM</sub>					
Frequency	Freq <sub>SPEED</sub> < Freq <sub>EN_SB</sub>	Freq <sub>SPEED</sub> > Freq <sub>EX_SB</sub>	V <sub>SPEED</sub> < V <sub>IL</sub> for t <sub>DET_SL_PWM</sub>	V <sub>SPEED</sub> > V <sub>IH</sub> for t <sub>DET_PWM</sub>					

## Note

V<sub>SPEED</sub>: SPEED pin input voltage, Duty<sub>SPEED</sub>: SPEED pin input PWM duty, Freq<sub>SPEED</sub>: SPEED pin input frequency

## 6.4.1.3 Fault Reset (CLR\_FLT)

In the case of latched faults, the device goes into a partial shutdown state to help protect the power MOSFETs and system. When the fault condition clears, the device can go to the operating state again by setting the CLR FLT to 1b.



## 6.5 External Interface

## 6.5.1 DRVOFF Functionality

When DRVOFF pin is driven high, all six MOSFETs are put in Hi-Z state, irrespective of speed command. If motor speed command is non-zero when DRVOFF is driven high, device may encounter a fault like no motor or abnormal BEMF. Whenever DRVOFF is driven high, it should be held high for a minimum of 10s for safe operation.

## 6.5.2 DAC outputs

MCF8316D-Q1 has two 12-bit DACs which output analog voltage equivalent of digital variables on the DACOUT1 and DACOUT2 pins. The maximum DAC output voltage is 3-V. Signals available on DACOUT pins are useful in tracking internal variables in real-time and can be used for tuning speed controller or motor acceleration time. The address for variables to be tracked on DACOUT1 and DACOUT2 are configured using DACOUT1 VAR ADDR and DACOUT2 VAR ADDR respectively. DACOUT1 is available on pin 36 and DACOUT2 can be configured on pin 38 by setting DAC SOx SEL to 00b. DACOUT2 is also available on pin 37. DAC ENABLE should be configured to 1b for pins 36, 37 to function as DAC outputs.

## 6.5.3 Current Sense Output

MCF8316D-Q1 can provide the built-in current sense amplifiers' output on the SOX pin. SOX output is available on pin 38 and can be configured by DAC SOx SEL.

### 6.5.4 Oscillator Source

MCF8316D-Q1 has a built-in oscillator that is used as the clock source for all digital peripherals and timing measurements. Default configuration for MCF8316D-Q1 is to use the internal oscillator and it is sufficient to drive the motor without need for any external crystal or clock sources.

In case MCF8316D-Q1 does not meet accuracy requirements of timing measurement or speed loop, then MCF8316D-Q1 has an option to support an external clock reference.

In order to improve EMI performance, MCF8316D-Q1 provides the option of modulating the clock frequency by enabling Spread Spectrum Modulation (SSM) through SPREAD SPECTRUM MODULATION DIS.

### 6.5.4.1 External Clock Source

Speed loop accuracy of MCF8316D-Q1 over the operating temperature range can be improved by providing a more accurate clock reference on EXT CLK pin as shown in Figure 6-64. EXT CLK will be used to calibrate the internal clock oscillator - this will help match the accuracy of the internal clock oscillator to that of the external clock. External clock source can be selected by setting EXT\_CLK\_EN to 1b. The external clock source frequency can be configured through EXT CLK CONFIG.




Figure 6-64. External Clock Reference

#### Note

External clock is optional and can be used when higher clock accuracy is needed. MCF8316D-Q1 will always power up using the internal oscillator in all modes.



## 6.5.5 External Watchdog

MCF8316D-Q1 provides an external watchdog feature - EXT\_WDT\_EN bit should be set to 1b to enable the external watchdog. When this feature is enabled, the device waits for a tickle (low to high transition in EXT WD pin, WATCHDOG TICKLE set to 1b in I<sup>2</sup>C mode) from the external watchdog input for a configured time interval; if the time interval between two consecutive tickles is higher than the configured time, a watchdog fault is triggered. The watchdog fault response can be configured using EXT\_WDT\_FAULT\_MODE either as a report only fault or as a latched fault with MOSFETs in Hi-Z state. The latched fault can be cleared by writing 1b to CLR\_FLT. When a watchdog timeout occurs, WATCHDOG\_FAULT bit is set to 1b. In case, the next tickle arrives before the configured time interval elapses, the watchdog timer is reset and it begins to wait for the next tickle. This can be used to continuously monitor the health of an external MCU (which is the external watchdog input) and put the MCF8316D-Q1 MOSFETs in Hi-Z, in case the external MCU is in a fault/hang state.

The external watchdog input is selected using EXT WDT INPUT MODE and can either be the EXT WD pin or the I<sup>2</sup>C interface. The time interval between two tickles to trigger a watchdog fault is configured by EXT WDT CONFIG; there are 4 time settings - 100, 200, 500 and 1000ms for the EXT WD pin based watchdog and 4 time settings - 1, 2, 5 and 10s for the I<sup>2</sup>C based watchdog.

#### Note

Watchdog should be disabled by setting EXT WDT EN to 0b before changing EXT WDT CONFIG configuration.

## 6.6 EEPROM access and I<sup>2</sup>C interface

#### 6.6.1 EEPROM Access

MCF8316D-Q1 has 1024 bits (16 rows of 64 bits each) of EEPROM, which are used to store the motor configuration parameters. Erase operations are row-wise (all 64 bits are erased in a single erase operation), but 32-bit write and read operations are supported. EEPROM can be written and read using the I<sup>2</sup>C serial interface but erase cannot be performed using I<sup>2</sup>C serial interface. The shadow/RAM registers corresponding to the EEPROM are located at addresses 0x000080-0x0000AE.

#### Note

MCF8316D-Q1 allows EEPROM write and read operations only when the motor is not spinning.

#### 6.6.1.1 EEPROM Write

#### Note

- EEPROM write should be issued only when device is in idle or fault state (motor not driven by device). VM should be ≥ 6V throughout the EEPROM write process to ensure that all power rails (AVDD, FB\_BK and DVDD) stay within datasheet specifications and EEPROM write is never interrupted due to any UVLO condition.
- TI does not recommend writing to EEPROM during every power-up/wake-up due to aging/write cycle limitations on number of EEPROM writes (20000 write cycles at T<sub>J</sub> = 85°C). Repetitive register settings change can be done at shadow/RAM registers (0x000080-0x0000AE); only default configurations need to be written to EEPROM (at first power-up)

In MCF8316D-Q1, EEPROM write procedure is as follows,

- 1. Write register 0x000080 (ISD\_CONFIG) with ISD and reverse drive configuration like resync enable, reverse drive enable, stationary detect threshold, reverse drive handoff threshold etc.
- 2. Write register 0x000082 (REV\_DRIVE\_CONFIG) with reverse drive and active brake configuration like reverse drive open loop acceleration, active brake current limit, Kp, Ki values etc.
- 3. Write register 0x000084 (MOTOR\_STARTUP1) with motor start-up configuration like start-up method, IPD parameters, align parameters etc.
- 4. Write register 0x000086 (MOTOR\_STARTUP2) with motor start-up configuration like open loop acceleration, open loop current limit, first cycle frequency etc.
- 5. Write register 0x000088 (CLOSED\_LOOP1) with motor control configuration like closed loop acceleration, overmodulation enable, PWM frequency, FG signal parameters etc.
- 6. Write register 0x00008A (CLOSED\_LOOP2) with motor control configuration like motor winding resistance and inductance, motor stop options, brake speed threshold etc.
- 7. Write register 0x00008C (CLOSED\_LOOP3) with motor control configuration like motor BEMF constant, current loop Kp, Ki etc.
- 8. Write register 0x00008E (CLOSED\_LOOP4) with motor control configuration like speed loop Kp, Ki and maximum speed.
- 9. Write register 0x000090 (FAULT\_CONFIG1) with fault control configuration software and hardware current limits, lock current limit and actions, retry times etc.
- 10. Write register 0x000092 (FAULT\_CONFIG2) with fault control configuration like hardware current limit actions, OV, UV limits and actions, abnormal speed level, no motor threshold etc.
- 11. Write registers 0x000094 0x00009E (SPEED\_PROFILES1-6) with speed profile configuration like profile type, duty cycle, speed clamp level, duty cycle clamp level etc.
- 12. Write register 0x0000A0 (INT\_ALGO\_1) with miscellaneous configuration like ISD run time and timeout, MPET parameters etc.
- 13. Write register 0x0000A2 (INT\_ALGO\_2) with miscellaneous configuration like additional MPET parameters, IPD high resolution enable, active brake current slew rate, closed loop slow acceleration etc.
- 14. Write registers 0x0000A4 (PIN\_CONFIG1) with pin configuration for speed input mode (analog or PWM), BRAKE pin mode etc.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



- 15. Write registers 0x0000A6 and 0x0000A8 (DEVICE\_CONFIG1 and DEVICE\_CONFIG2) with device configuration like DAC/SOX, I<sup>2</sup>C target address, dynamic CSA gain enable, dynamic voltage gain enable, clock source select, speed range select etc.
- 16. Write register 0x0000AA (PERI\_CONFIG1) with peripheral configuration like dead time, bus current limit, DIR input, SSM enable etc.
- 17. Write registers 0x0000AC and 0x0000AE (GD\_CONFIG1 and GD\_CONFIG2) with gate driver configuration like slew rate, CSA gain, OCP level, mode, OVP enable, level, buck voltage level, buck current limit etc.
- 18. Write 0x8A500000 into register 0x0000EA to write the shadow/RAM register (0x000080-0x0000AE) values into the EEPROM.
- 19. Wait for 750ms for the EEPROM write operation to complete.
- 20. After 750ms, read 0x0000EA register to ensure it has been reset to 0x0. This confirms that the EEPROM write process has been completed successfully.

Steps 1-17 can be selectively executed based on registers/parameters that need to be modified. After all shadow/RAM registers have been updated with the required values, steps 18-20 should be executed to write the contents of the shadow/RAM registers into the EEPROM.

#### 6.6.1.2 EEPROM Read

In MCF8316D-Q1, EEPROM read procedure is as follows,

- 1. Write 0x40000000 into register 0x0000EA to read the EEPROM data into the shadow/RAM registers (0x000080-0x0000AE).
- 2. Wait for 100ms for the EEPROM read operation to complete.
- 3. Read the shadow/RAM register values, one or two registers at a time, using the I<sup>2</sup>C read command as explained in Section 6.6.2. Shadow/RAM register addresses are in the range of 0x000080-0x0000AE. Register address increases in steps of 2 for 32-bit read operation (since each address is a 16-bit location).

## 6.6.1.3 EEPROM Security

MCF8316D-Q1 provides configurable read and write protection to EEPROM registers. The level of protection can be configured using EEPROM LOCK MODE as per following list,

- 00b : EEPROM read and write are allowed without a passcode
- 01b: EEPROM read and write need a valid passcode
- 10b : EEPROM read needs a valid passcode; EEPROM write is locked permanently
- 11b: EEPROM read and write are locked permanently

Passcode is a 15-bit field in the EEPROM denoted by EEPROM\_LOCK\_KEY in the DEVICE\_CONFIG1 register. EEPROM\_LOCK\_KEY is write accessible (when EEPROM\_LOCK\_MODE is set to 00b or 01b) but not read accessible.

When passcode based read/write protection is enabled (EEPROM\_LOCK\_MODE set to 01b or 10b), user has to write the passcode set in EEPROM\_LOCK\_KEY to USER\_EEPROM\_KEY bitfield in 0xF8 register after every power-up/wake-up before sending the first EEPROM read/write transaction over I²C. One valid passcode write after power-up/wake-up is sufficient for all subsequent EEPROM read/write transactions as long as there is no power reset, sleep mode entry, digital reset or incorrect passcode write. If an invalid passcode is written, the subsequent EEPROM read/write transactions are rejected - MCF8316D-Q1 does not respond to the read/write requests. The read/write protection is applicable to EEPROM as well as the corresponding shadow/RAM locations. The EEPROM\_LOCK\_MODE as well as the passcode are part of the EEPROM\_registers and hence same level of read/write protection applies to these bit fields as configured by EEPROM\_LOCK\_MODE.

## 6.6.2 I<sup>2</sup>C Serial Interface

MCF8316D-Q1 interfaces with an external MCU over an  $I^2C$  serial interface. MCF8316D-Q1 is an  $I^2C$  target to be interfaced with a controller. External MCU can use this interface to read/write from/to any non-reserved register in MCF8316D-Q1.



#### Note

For reliable communication, a 100- $\mu$ s delay should be used between every byte transferred over the  $I^2C$  bus.

#### 6.6.2.1 I<sup>2</sup>C Data Word

The I<sup>2</sup>C data word format is shown in Table 6-9.

#### Table 6-9. I<sup>2</sup>C Data Word Format

TARGET_ID	TARGET_ID R/W CONTROL WORD		DATA	CRC-8		
A6 - A0	W0	CW23 - CW0	D15 / D31/ D63 - D0	C7 - C0		

**Target ID and R/W Bit**: The first byte includes the 7-bit I<sup>2</sup>C target ID, followed by the read/write command bit. Every packet in MCF8316D-Q1 the communication protocol starts with writing a 24-bit control word and hence the R/W bit is always 0.

**24-bit Control Word**: The Target Address is followed by a 24-bit control bit. The control word format is shown in Table 6-10.

Table 6-10. 24-bit Control Word Format

OP_R/W	CRC_EN	DLEN	MEM_SEC	MEM_PAGE	MEM_ADDR
CW23	CW22	CW21- CW20	CW19 - CW16	CW15 - CW12	CW11 - CW0

Each field in the control word is explained in detail below.

**OP\_R/W – Read/Write**: R/W bit gives information on whether this is a read (1b) operation or write (0b) operation. For write operation, MCF8316D-Q1 will expect data bytes to be sent after the 24-bit control word. For read operation, MCF8316D-Q1 will expect an I<sup>2</sup>C read request with repeated start or normal start after the 24-bit control word.

**CRC\_EN – Cyclic Redundancy Check(CRC) Enable**: MCF8316D-Q1 supports CRC to verify the data integrity. This bit controls whether the CRC feature is enabled or not.

**DLEN – Data Length**: DLEN field determines the length of the data that will be sent by external MCU to MCF8316D-Q1. MCF8316D-Q1 protocol supports three data lengths: 16-bit, 32-bit and 64-bit.

Table 6-11. Data Length Configuration

DLEN Value	Data Length
00b	16-bit
01b	32-bit
10b	64-bit
11b	Reserved

**MEM\_SEC – Memory Section**: Each memory location in MCF8316D-Q1 is addressed using three separate entities in the control word – Memory Section, Memory Page, Memory Address. Memory Section is a 4-bit field which denotes the memory section to which the memory location belongs like RAM, ROM etc.

**MEM\_PAGE – Memory Page**: Memory page is a 4-bit field which denotes the memory page to which the memory location belongs.

**MEM\_ADDR – Memory Address**: Memory address is the last 12-bits of the address. The complete 22-bit address is constructed internally by MCF8316D-Q1 using all three fields – Memory Section, Memory Page, Memory Address. For memory locations 0x000000-0x000800, memory section is 0x0, memory page is 0x0 and memory address is the lowest 12 bits(0x000 for 0x000000, 0x080 for 0x000080 and 0x800 for 0x000800). All relevant memory locations (EEPROM and RAM variables) have MEM\_SEC and MEM\_PAGE values both corresponding to 0x0. All other MEM\_SEC, MEM\_PAGE values are reserved and not for external use.




Data Bytes: For a write operation to MCF8316D-Q1, the 24-bit control word is followed by data bytes. The DLEN field in the control word should correspond with the number of bytes sent in this section. In case of mismatch between number of data bytes and DLEN, the write operation is discarded.

CRC Byte: If the CRC feature is enabled in the control word, CRC byte has to be sent at the end of a write transaction. Refer to Section 6.6.2.6 for detailed information on CRC byte calculation.

#### 6.6.2.2 I<sup>2</sup>C Write Transaction

MCF8316D-Q1 write transaction over I<sup>2</sup>C involves the following sequence (see Figure 6-65).

- 1. I<sup>2</sup>C start condition.
- 2. Start is followed by the I<sup>2</sup>C target ID byte, made up of 7-bit target ID along with the R/W bit set to 0b. ACK in yellow box indicates that MCF8316D-Q1 has processed the received target ID which has matched with it's I<sup>2</sup>C target ID and therefore will proceed with this transaction. If target ID received does not match with the I<sup>2</sup>C ID of MCF8316D-Q1, then the transaction is ignored, and no ACK is sent by MCF8316D-Q1.
- 3. The target ID byte is followed by the 24-bit control word sent one byte at a time. Bit 23 in the control word is 0b as it is a write transaction. ACK in blue boxes correspond to acknowledgements sent by MCF8316D-Q1 to the controller that the previous byte (of control word) has been received and next byte can be sent.
- 4. The 24-bit control word is then followed by the data bytes. The number of data bytes sent by the controller depends on the DLEN field in the control word.
  - a. While sending data bytes, the LSB byte is sent first. Refer to Section 6.6.2.4 for more details.
  - b. 16-bit/32-bit write The data sent is written to the address mentioned in control word.
  - c. 64-bit Write 64-bit is treated as two successive 32-bit writes. The address mentioned in control word is taken as Addr 1. Addr 2 is internally calculated by MCF8316D-Q1 by incrementing Addr 1 by 0x2. A total of 8 data bytes are sent. The first 4 bytes (sent in LSB first) are written to Addr 1 and the next 4 bytes are written to Addr 2.
  - d. ACK in blue boxes (after every data byte) correspond to the acknowledgement sent by MCF8316D-Q1 to the controller that the previous data byte has been received and next data byte can be sent.
- 5. If CRC is enabled, the packet ends with a CRC byte. CRC is calculated for the entire packet (Target ID + W bit, Control Word, Data Bytes). MCF8316D-Q1 will send an ACK on receiving the CRC byte.
- 6. I<sup>2</sup>C Stop condition from the controller to terminate the transaction.



CRC includes {TARGET ID,0}, CONTROL WORD[23:0], DATA BYTES

Figure 6-65. I<sup>2</sup>C Write Transaction Sequence

## 6.6.2.3 I<sup>2</sup>C Read Transaction

MCF8316D-Q1 read transaction over I<sup>2</sup>C involves the following sequence (see Figure 6-66).

- 1. I<sup>2</sup>C Start condition from the controller to initiate the transaction.
- 2. Start is followed by the I<sup>2</sup>C target ID byte, made up of 7-bit target ID along with the R/W bit set to 0b. ACK (in yellow box) indicates that MCF8316D-Q1 has processed the received target ID which has matched with it's I<sup>2</sup>C target ID and therefore will proceed with this transaction. If target ID received does not match with the I<sup>2</sup>C ID of MCF8316D-Q1, then the transaction is ignored and no ACK is sent by MCF8316D-Q1.

- 3. The target ID byte is followed by the 24-bit control word sent one byte at a time. Bit 23 in the control word is set to 1b as it is a read transaction. ACK (in blue boxes) correspond to acknowledgements sent by MCF8316D-Q1 to the controller that the previous byte (of control word) has been received and next byte can be sent.
- 4. The control word is followed by a Repeated Start (RS, start without a preceding stop) or normal Start (P followed by S) to initiate the data (to be read back) transfer from MCF8316D-Q1 to I<sup>2</sup>C controller. RS or S is followed by the 7-bit target ID along with R/W bit set to 1b to initiate the read transaction. MCF8316D-Q1 sends an ACK (in grey box after RS) to the controller to acknowledge the receipt of read transaction request.
- 5. Post acknowledgement of read transaction request, MCF8316D-Q1 sends the data bytes on SDA one byte at a time. The number of data bytes sent by MCF8316D-Q1 depends on the DLEN field in the control word.
  - While sending data bytes, the LSB byte is sent first. Refer the examples in Section 6.6.2.4 for more details.
  - b. 16-bit/32-bit Read The data from the address mentioned in control word is sent back to the controller.
  - c. 64-bit Read 64-bit is treated as two successive 32-bit reads. The address mentioned in control word is taken as Addr\_1. Addr\_2 is internally calculated by MCF8316D-Q1 by incrementing Addr\_1 by 0x2. A total of 8 data bytes are sent by MCF8316D-Q1. The first 4 bytes (sent in LSB first) are read from Addr 1 and the next 4 bytes are read from Addr 2.
  - d. ACK in orange boxes correspond to acknowledgements sent by the controller to MCF8316D-Q1 that the previous byte has been received and next byte can be sent.
- 6. If CRC is enabled in the control word, then MCF8316D-Q1 sends an additional CRC byte at the end. Controller has to read the CRC byte and then send the last ACK (in orange). CRC is calculated for the entire packet (Target ID + W bit, Control Word, Target ID + R bit, Data Bytes).
- 7. I<sup>2</sup>C Stop condition from the controller to terminate the transaction.




Figure 6-66. I<sup>2</sup>C Read Transaction Sequence

## 6.6.2.4 I<sup>2</sup>C Communication Protocol Packet Examples

All values used in this example section are in hex format. I<sup>2</sup>C target ID used in the examples is 0x60.

Example for 32-bit Write Operation: Address - 0x00000080, Data - 0x1234ABCD, CRC Byte - 0x45 (Sample value; does not match with the actual CRC calculation)

			140		-xap.	0 101 02	WIL 1111	o opoit	ation : t	101101			
Start Byte		Control V	Vord 0			-		Control Word 2	Data Bytes			CRC	
Target ID	I <sup>2</sup> C Write	OP_R/ W	CRC_E N	DLEN	MEM_S EC	MEM_P AGE	MEM_A DDR	MEM_A DDR	DB0	DB1	DB2	DB3	CRC Byte
A6-A0	W0	CW23	CW22	CW21- CW20	CW19- CW16	CW15- CW12	CW11- CW8	CW7- CW0	D7-D0	D7-D0	D7-D0	D7-D0	C7-C0
0x60	0x0	0x0	0x1	0x1	0x0	0x0	0x0	0x80	0xCD	0xAB	0x34	0x12	0x45
0xC0		0x50				0x00		0x80	0xCD	0xAB	0x34	0x12	0x45

Table 6-12. Example for 32-bit Write Operation Packet



**Example for 64-bit Write Operation**: Address - 0x00000080, Data Address 0x00000080 - Data 0x01234567, Data Address 0x00000082 - Data 0x89ABCDEF, CRC Byte - 0x45 (Sample value; does not match with the actual CRC calculation)

Table 6-13. Example for 64-bit Write Operation Packet

Start By	Start Byte Control Word 0						Control Word 2	Data Bytes	CRC	
Target ID	I <sup>2</sup> C Write	OP_R/W	CRC_EN	DLEN	MEM_SEC	MEM_PAGE	MEM_ADDR	MEM_ADDR	DB0 - DB7	CRC Byte
A6-A0	W0	CW23	CW22	CW21- CW20	CW19- CW16	CW15- CW12	CW11-CW8	CW7-CW0	[D7-D0] x 8	C7-C0
0x60	0x0	0x0	0x1	0x2	0x0	0x0	0x0	0x80	0x67452301EFCDAB89	0x45
0xC0	•	0x60	•	•		0x00	•	0x80	0x67452301EFCDAB89	0x45

**Example for 32-bit Read Operation**: Address – 0x00000080, Data – 0x1234ABCD, CRC Byte – 0x56 (Sample value; does not match with the actual CRC calculation)

Table 6-14. Example for 32-bit Read Operation Packet

Start By	rte	Control	Word 0			Control	Word 1	Control Word 2	Start By	rte	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4
Target ID	I <sup>2</sup> C Write	R/W	CRC_ EN	DLEN	MEM_ SEC	MEM_ PAGE	MEM_ ADDR	MEM_ ADDR	Target ID	I <sup>2</sup> C Read	DB0	DB1	DB2	DB3	CRC Byte
A6-A0	W0	CW23	CW22	CW21- CW20	CW19- CW16	CW15- CW12	CW11- CW8	CW7- CW0	A6-A0	W0	D7-D0	D7-D0	D7-D0	D7-D0	C7-C0
0x60	0x0	0x1	0x1	0x1	0x0	0x0	0x0	0x80	0x60	0x1	0xCD	0xAB	0x34	0x12	0x56
0xC0		0xD0				0x00		0x80	0xC1		0xCD	0xAB	0x34	0x12	0x56

## 6.6.2.5 I<sup>2</sup>C Clock Stretching

The  $I^2C$  peripheral in MCF8316D-Q1 implements clock stretching under certain conditions when there are pending  $I^2C$  interrupts waiting to be processed. During clock stretching, MCF8316D-Q1 pulls SCL low and the  $I^2C$  bus is unavailable for use by other devices. The following is a list of conditions under which clock stretching can occur:

- 1. Start interrupt pending: There are two scenarios when a start interrupt can result in clock stretching,
  - a. When target ID is a match, I<sup>2</sup>C peripheral in MCF8316D-Q1 raises a start interrupt request. Until this start interrupt request is processed, clock is stretched. Upon processing this request, clock is released and an ACK (marked in yellow or grey in Figure 6-65 and Figure 6-66) is sent to the controller for continuing with the transaction.
  - b. If Start (followed by target ID match) for a new transaction is received when a receive interrupt from previous transaction is yet to be processed, clock is stretched until both the receive interrupt and start interrupt are processed in chronological order. This process ensures that previous transaction is executed correctly before initiating the next transaction.
- 2. Receive interrupt pending: When a receive interrupt is waiting to be processed and the receive register is full which occurs when two successive bytes (data or control) have been received by MCF8316D-Q1 (separated by one ACK shown as blue boxes in Figure 6-65 and Figure 6-66) without the receive interrupt generated by the first byte being processed. Upon receive of second byte, clock is stretched until receive interrupt generated by the first byte is processed.
- 3. **Transmit buffer is empty**: In case of a transmit interrupt pending (to send data back to controller), if the transmit buffer is waiting to be populated with data to be read back to the controller, clock stretching is done until the transmit buffer is populated with requested data. After the buffer is populated, clock is released and data is sent to controller.



#### Note

I<sup>2</sup>C clock stretching is timed out after 5 ms by MCF8316D-Q1 to allow I<sup>2</sup>C bus access for other devices on the same bus.

## 6.6.2.6 CRC Byte Calculation

An 8-bit CCIT polynomial ( $x^8 + x^2 + x + 1$ ) and CRC initial value 0xFF is used for CRC computation.

**CRC Calculation in Write Operation**: When the external MCU writes to MCF8316D-Q1, if the CRC is enabled, the external MCU has to compute an 8-bit CRC byte and add the CRC byte at the end of the data. MCF8316D-Q1 computes CRC using the same polynomial internally and if there is a mismatch, the write request is discarded. Input data for CRC calculation by external MCU for write operation are listed below:

- 1. Target ID + write bit.
- 2. Control word 3 bytes
- 3. Data bytes 2/4/8 bytes

**CRC Calculation in Read Operation**: When the external MCU reads from MCF8316D-Q1, if the CRC is enabled, MCF8316D-Q1 sends the CRC byte at the end of the data. The CRC computation in read operation involves the start byte, control words sent by external MCU along with data bytes sent by MCF8316D-Q1. Input data for CRC calculation by external MCU to verify the data sent by MCF8316D-Q1 are listed below:

- 1. Target ID + write bit
- 2. Control word 3 bytes
- 3. Target ID + read bit
- 4. Data bytes 2/4/8 bytes



# 7 EEPROM (Non-Volatile) Register Map

# 7.1 Algorithm\_Configuration Registers

Table 7-1 lists the memory-mapped registers for the Algorithm\_Configuration registers. All register offset addresses not listed in Table 7-1 are considered as reserved locations and the register contents are not to be modified.

Table 7-1. ALGORITHM\_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
80h	ISD_CONFIG	ISD Configuration	Section 7.1.1
82h	REV_DRIVE_CONFIG	Reverse Drive Configuration	Section 7.1.2
84h	MOTOR_STARTUP1	Motor Startup Configuration1	Section 7.1.3
86h	MOTOR_STARTUP2	Motor Startup Configuration2	Section 7.1.4
88h	CLOSED_LOOP1	Close Loop Configuration1	Section 7.1.5
8Ah	CLOSED_LOOP2	Close Loop Configuration2	Section 7.1.6
8Ch	CLOSED_LOOP3	Close Loop Configuration3	Section 7.1.7
8Eh	CLOSED_LOOP4	Close Loop Configuration4	Section 7.1.8
94h	REF_PROFILES1	Reference Profile Configuration1	Section 7.1.9
96h	REF_PROFILES2	Reference Profile Configuration2	Section 7.1.10
98h	REF_PROFILES3	Reference Profile Configuration3	Section 7.1.11
9Ah	REF_PROFILES4	Reference Profile Configuration4	Section 7.1.12
9Ch	REF_PROFILES5	Reference Profile Configuration5	Section 7.1.13
9Eh	REF_PROFILES6	Reference Profile Configuration6	Section 7.1.14

Complex bit access types are encoded to fit into small table cells. Table 7-2 shows the codes that are used for access types in this section.

Table 7-2. Algorithm\_Configuration Access Type Codes

Access Type	Code	Description						
Read Type								
R	R	Read						
Write Type	Write Type							
W	W	Write						
Reset or Default	Value							
-n		Value after reset or the default value						

# 7.1.1 ISD\_CONFIG Register (Offset = 80h) [Reset = 00000000h]

ISD\_CONFIG is shown in Figure 7-1 and described in Table 7-3.

Return to the Summary Table.

Register to configure initial speed detect settings

## Figure 7-1. ISD CONFIG Register

		9	uic / 1.10D_\	orn io mogn	J. U.		
31	30	29	28	27	26	25	24
PARITY	ISD_EN	BRAKE_EN	HIZ_EN	RVS_DR_EN	RESYNC_EN	FW_DRV_F	RESYN_THR
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/V	V-0h
23	22	21	20	19	18	17	16
FW_DRV_R	ESYN_THR	BRK_MODE	BRK_CONFIG		BRK_CURR_THE	2	BRK_TIME
R/W	V-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h
15	14	13	12	11	10	9	8
	BRK_TIME			HIZ_	TIME		STAT_DETECT _THR
	R/W-0h			R/W	V-0h		R/W-0h
7	6	5	4	3	2	1	0
STAT_DET	TECT_THR		REV_DRV_HA	N_LOOP_CURR NT			
R/W	V-0h		R/W	/-0h		R/V	V-0h

## Table 7-3. ISD\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30	ISD_EN	R/W	0h ISD enable 0h = Disable 1h = Enable	
29	BRAKE_EN	R/W	0h ISD brake enable 0h = Disable 1h = Enable	
28	HIZ_EN	R/W	0h	ISD Hi-Z enable 0h = Disable 1h = Enable
27	RVS_DR_EN	R/W	Oh Reverse drive enable Oh = Disable Th = Enable	
26	RESYNC_EN	R/W	Oh	Resynchronization enable 0h = Disable 1h = Enable



## Table 7-3. ISD\_CONFIG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (Continued)
25-22	FW_DRV_RESYN_THR	R/W	Oh	Minimum speed threshold to resynchronize to close loop (% of MAX_SPEED)  0h = 5%  1h = 10%  2h = 15%  3h = 20%  4h = 25%  5h = 30%  6h = 35%  7h = 40%  8h = 45%  9h = 50%  Ah = Not Applicable Bh = Not Applicable Ch = Not Applicable Dh = Not Applicable Eh = Not Applicable Eh = Not Applicable Fh = Not Applicable Fh = Not Applicable
21	BRK_MODE	R/W	0h	Brake mode 0h = All three high side FETs turned ON 1h = All three low side FETs turned ON
20	BRK_CONFIG	R/W	0h	Brake configuration 0h = Brake time is used to come out of Brake state 1h = Brake current threshold and Brake time is used to come out of Brake state
19-17	BRK_CURR_THR	R/W	Oh	Brake current threshold 0h = 0.1A 1h = 0.2A 2h = 0.3A 3h = 0.5A 4h = 1.0A 5h = 2.0A 6h = Not Applicable 7h = Not Applicable
16-13	BRK_TIME	R/W	Oh	Brake time 0h = 10ms 1h = 50ms 2h = 100ms 3h = 200ms 4h = 300ms 5h = 400ms 6h = 500ms 7h = 750ms 8h = 1s 9h = 2s Ah = 3s Bh = 4s Ch = 5s Dh = 7.5s Eh = 10s Fh = 15s



# Table 7-3. ISD\_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description (continued)
12-9	HIZ_TIME	R/W	0h	Hi-Z time 0h = 10ms 1h = 50ms 2h = 100ms 3h = 200ms 4h = 300ms 5h = 400ms 6h = 500ms 7h = 750ms 8h = 1s 9h = 2s Ah = 3s Bh = 4s Ch = 5s Dh = 7.5s Eh = 10s Fh = 15s
8-6	STAT_DETECT_THR	R/W	Oh	BEMF threshold to detect if motor is stationary 0h = 50mV 1h = 75mV 2h = 100mV 3h = 250mV 4h = 500mV 5h = 750mV 6h = 1000mV 7h = 1500mV
5-2	REV_DRV_HANDOFF_T HR	R/W	Oh	Speed threshold used to transition to open loop during reverse drive (% of MAX_SPEED) 0h = 2.5% 1h = 5% 2h = 7.5% 3h = 10% 4h = 12.5% 5h = 15% 6h = 20% 7h = 25% 8h = 30% 9h = 40% Ah = 50% Bh = Not Applicable Ch = Not Applicable Dh = Not Applicable Eh = Not Applicable Fh = Not Applicable
1-0	REV_DRV_OPEN_LOOP _CURRENT	R/W	0h	Open loop current limit during reverse drive  0h = 1.5A  1h = 2.5A  2h = 3.5A  3h = 5.0A



# 7.1.2 REV\_DRIVE\_CONFIG Register (Offset = 82h) [Reset = 00000000h]

REV\_DRIVE\_CONFIG is shown in Figure 7-2 and described in Table 7-4.

Return to the Summary Table.

Register to configure reverse drive settings

## Figure 7-2. REV DRIVE CONFIG Register

		rigare	<i>,                                    </i>		tegistei		
31	30	29	28	27	26	25	24
PARITY	R	EV_DRV_OPEN	LOOP_ACCEL_A	.1	REV_DRV	_OPEN_LOOP_A	ACCEL_A2
R-0h	R/W-0h					R/W-0h	
23	22	21	20	19	18	17	16
REV_DRV_OP EN_LOOP_AC CEL_A2	ACTIVE_	BRAKE_CURRE	NT_LIMIT		ACTIVE_B	RAKE_KP	
R/W-0h	R/W-0h				R/W-0h		
15	14	13	12	11	10	9	8
		ACTIVE_E	BRAKE_KP			ACTIVE_E	BRAKE_KI
		R/V	V-0h			R/W	V-0h
7	6	5	4	3	2	1	0
			ACTIVE_E	BRAKE_KI			
R/W-0h							

## Table 7-4. REV\_DRIVE\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-27	REV_DRV_OPEN_LOOP _ACCEL_A1	R/W	Oh	Open loop acceleration coefficient A1 during reverse drive  0h = 0.1Hz/s  1h = 0.5Hz/s  2h = 1Hz/s  3h = 2.5Hz/s  4h = 5Hz/s  5h = 10Hz/s  6h = 25Hz/s  7h = 50Hz/s  8h = 75Hz/s  9h = 100Hz/s  Ah = 250Hz/s  Bh = 500Hz/s  Ch = 750Hz/s  Dh = 1000Hz/s  Fh = 10000Hz/s  Fh = 10000Hz/s

Product Folder Links: MCF8316D-Q1

Submit Document Feedback



Table 7-4. REV\_DRIVE\_CONFIG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
26-23	REV_DRV_OPEN_LOOP _ACCEL_A2	R/W	Oh	Open loop acceleration coefficient A2 during reverse drive 0h = 0.0Hz/s2 1h = 0.5Hz/s2 2h = 1Hz/s2 3h = 2.5Hz/s2 4h = 5Hz/s2 5h = 10Hz/s2 6h = 25Hz/s2 7h = 50Hz/s2 8h = 75Hz/s2 9h = 100Hz/s2 Ah = 250Hz/s2 Bh = 500Hz/s2 Ch = 750Hz/s2 Dh = 1000Hz/s2 Eh = 5000Hz/s2 Fh = 10000Hz/s2 Fh = 10000Hz/s2
22-20	ACTIVE_BRAKE_CURRE NT_LIMIT	R/W	Oh	Bus current limit during active braking  0h = 0.5A  1h = 1.0A  2h = 2.0A  3h = 3.0A  4h = 4.0A  5h = 5.0A  6h = 6.0A  7h = 7.0A
19-10	ACTIVE_BRAKE_KP	R/W	0h	10-bit value for active braking loop Kp. Kp = ACTIVE_BRAKE_KP / $2^7$
9-0	ACTIVE_BRAKE_KI	R/W	0h	10-bit value for active braking loop Ki. Ki = ACTIVE_BRAKE_KI / 29



# 7.1.3 MOTOR\_STARTUP1 Register (Offset = 84h) [Reset = 00000000h]

MOTOR\_STARTUP1 is shown in Figure 7-3 and described in Table 7-5.

Return to the Summary Table.

Register to configure motor startup settings1

## Figure 7-3. MOTOR STARTUP1 Register

		rigule 7-3. MOTOR_STARTOL Livegister					
31	30	29	28	27	26	25	24
PARITY	MTR_S	TARTUP		ALIGN_SLOW	_RAMP_RATE		ALIGN_TIME
R-0h	R/W	/-0h		R/V	V-0h		R/W-0h
23	22	21	20	19	18	17	16
	ALIGN_TIME		Δ	LIGN_OR_SLOW	_CURRENT_ILIM	IT	IPD_CLK_FRE Q
	R/W-0h			R/V	V-0h		R/W-0h
15	14	13	12	11	10	9	8
IPD_CL	C_FREQ			IPD_CURR_THR			IPD_RLS_MOD E
R/W	/-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
IPD_ADV	_ANGLE	IPD_REPEAT		RESERVED	IQ_RAMP_EN	ACTIVE_BRAK E_EN	REV_DRV_CO NFIG
R/W	/-0h	R/W	/-0h	R-0h	R/W-0h	R/W-0h	R/W-0h

## Table 7-5. MOTOR STARTUP1 Register Field Descriptions

	Table 7 c. Inc Tot. Tregister Field Descriptions						
Bit	Field	Туре	Reset	Description			
31	PARITY	R	0h	Parity bit			
30-29	MTR_STARTUP	R/W	0h	Motor start-up method 0h = Align 1h = Double Align 2h = IPD 3h = Slow first cycle			
28-25	ALIGN_SLOW_RAMP_RA TE	R/W	Oh	Align, slow first cycle and open loop current ramp rate 0h = 0.1A/s 1h = 1A/s 2h = 5A/s 3h = 10A/s 4h = 15A/s 5h = 25A/s 6h = 50A/s 7h = 100A/s 8h = 150A/s 9h = 200A/s Ah = 250A/s Bh = 500A/s Ch = 1000A/s Bh = 500A/s Ch = 1000A/s Ch = 1000A/s Ch = 1000A/s Fh = No Limit A/s			



Table 7-5. MOTOR STARTUP1 Register Field Descriptions (continued)

D:4	Field			Ister Field Descriptions (continued)
Bit		Туре	Reset	Description
24-21	ALIGN_TIME	R/W	Oh	Align time  0h = 10ms  1h = 50ms  2h = 100ms  3h = 200ms  4h = 300ms  5h = 400ms  6h = 500ms  7h = 750ms  8h = 1s  9h = 1.5s  Ah = 2s  Bh = 3s  Ch = 4s  Dh = 5s  Eh = 7.5s
20-17	ALIGN_OR_SLOW_CUR RENT_ILIMIT	R/W	Oh	Fh = 10s  Align or slow first cycle current limit  0h = 0.125A  1h = 0.25A  2h = 0.5A  3h = 1.0A  4h = 1.5A  5h = 2.0A  6h = 2.5A  7h = 3.0A  8h = 3.5A  9h = 4.0A  Ah = 4.5A  Bh = 5.0A  Ch = 5.5A  Dh = 6.0A  Eh = 7.0A  Fh = 8.0A
16-14	IPD_CLK_FREQ	R/W	Oh	IPD clock frequency 0h = 50Hz 1h = 100Hz 2h = 250Hz 3h = 500Hz 4h = 1000Hz 5h = 2000Hz 6h = 5000Hz 7h = 10000Hz



Table 7-5. MOTOR\_STARTUP1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (continued)
13-9	IPD_CURR_THR	R/W	0h	IPD current threshold
13-9	IFD_CONN_THN	IV/VV	OII	0h = 0.25A 1h = 0.5A 2h = 0.75A
				2h = 0.75A  3h = 1.0A
				4h = 1.25A
				5h = 1.5A
				6h = 2.0A
				7h = 2.5A
				8h = 3.0A 9h = 3.667A
				Ah = 4.0A
				Bh = 4.667A
				Ch = 5.0A
				Dh = 5.333A
				Eh = 6.0A  Fh = 6.667A
				10h = 7.333A
				11h = 8.0A
				12h = Not Applicable
				13h = Not Applicable   14h = Not Applicable
				15h = Not Applicable
				16h = Not Applicable
				17h = Not Applicable
				18h = Not Applicable
				19h = Not Applicable   1Ah = Not Applicable
				1Bh = Not Applicable
				1Ch = Not Applicable
				1Dh = Not Applicable
				1Eh = Not Applicable   1Fh = Not Applicable
8	IPD_RLS_MODE	R/W	0h	IPD release mode
	III D_IXEO_IMODE	1000	011	0h = Brake
				1h = Tristate
7-6	IPD_ADV_ANGLE	R/W	0h	IPD advance angle
				0h = 0°
				1h = 30° 2h = 60°
				3h = 90°
5-4	IPD REPEAT	R/W	0h	Number of times IPD is executed
	_			0h = 1 time
				1h = 2 times
				2h = 3 times 3h = 4 times
3	RESERVED	R	0h	Reserved
2	IQ_RAMP_EN	R/W	0h	Iq reference ramp down during transition from open loop to closed
				loop
				0h = Disable Iq ramp down 1h = Enable Iq ramp down
4	ACTIVE DRAVE EN	DAM	Oh	
1	ACTIVE_BRAKE_EN	R/W	0h	Enable active braking  0h = Disable Active Brake
				1h = Enable Active Brake
0	REV DRV CONFIG	R/W	0h	Choose between forward and reverse drive setting for reverse drive
				0h = Open loop current, A1, A2 based on forward drive
				1h = Open loop current, A1, A2 based on reverse drive
0	REV_DRV_CONFIG	R/W	0h	



## 7.1.4 MOTOR\_STARTUP2 Register (Offset = 86h) [Reset = 00000000h]

MOTOR\_STARTUP2 is shown in Figure 7-4 and described in Table 7-6.

Return to the Summary Table.

Register to configure motor startup settings2

## Figure 7-4. MOTOR STARTUP2 Register



## Table 7-6. MOTOR\_STARTUP2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-27	OL_ILIMIT	R/W	Oh	Open loop current limit 0h = 0.125A 1h = 0.25A 2h = 0.5A 3h = 1.0A 4h = 1.5A 5h = 2.0A 6h = 2.5A 7h = 3.0A 8h = 3.5A 9h = 4.0A Ah = 4.5A Bh = 5.0A Ch = 5.5A Dh = 6.0A Eh = 7.0A Fh = 8.0A



Table 7-6. MOTOR STARTUP2 Register Field Descriptions (continued)

Table 7-6. MOTOR_STARTUP2 Register Field Descriptions (continued)						
Bit	Field	Туре	Reset	Description		
26-23	OL_ACC_A1	R/W	Oh	Open loop acceleration coefficient A1  0h = 0.1Hz/s  1h = 0.5Hz/s  2h = 1Hz/s  3h = 2.5Hz/s  4h = 5Hz/s  5h = 10Hz/s  6h = 25Hz/s  7h = 50Hz/s  8h = 75Hz/s  9h = 100Hz/s  Ah = 250Hz/s  Bh = 500Hz/s  Ch = 750Hz/s  Dh = 1000Hz/s  Fh = 10000Hz/s  Fh = 10000Hz/s		
22-19	OL_ACC_A2	R/W	Oh	Open loop acceleration coefficient A2 0h = 0.0Hz/s2 1h = 0.5Hz/s2 2h = 1Hz/s2 3h = 2.5Hz/s2 4h = 5Hz/s2 5h = 10Hz/s2 6h = 25Hz/s2 7h = 50Hz/s2 8h = 75Hz/s2 9h = 100Hz/s2 Bh = 550Hz/s2 Bh = 550Hz/s2 Ch = 750Hz/s2 Eh = 5000Hz/s2 Ch = 1000Hz/s2 Fh = 10000Hz/s2 Fh = 10000Hz/s2 Fh = 10000Hz/s2		
18	AUTO_HANDOFF_EN	R/W	Oh	Auto handoff enable 0h = Disable Auto Handoff (and use OPN_CL_HANDOFF_THR) 1h = Enable Auto Handoff		



# Table 7-6. MOTOR\_STARTUP2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
17-13	OPN_CL_HANDOFF_TH R	R/W	Oh	Open to closed loop handoff threshold (% of MAX_SPEED)  0h = 1%  1h = 2%  2h = 3%  3h = 4%  4h = 5%  5h = 6%  6h = 7%  7h = 8%  8h = 9%  9h = 10%  Ah = 11%  Bh = 12%  Ch = 13%  Dh = 14%  Eh = 15%  Fh = 16%  10h = 17%  11h = 18%  12h = 19%  13h = 20%  14h = 22.5%  15h = 25%  16h = 27.5%  17h = 30%  18h = 32.5%  19h = 35%  1Ah = 37.5%  1Bh = 40%  1Ch = 42.5%  1Dh = 45%  1Eh = 47.5%  1Fh = 50%



Table 7-6. MOTOR\_STARTUP2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description (continued)
12-8	ALIGN_ANGLE	R/W	Oh	Align angle  0h = 0°  1h = 10°  2h = 20°  3h = 30°  4h = 45°  5h = 60°  6h = 70°  7h = 80°  8h = 90°  9h = 110°  Ah = 120°  Bh = 135°  Ch = 150°  Dh = 160°  Eh = 170°  Fh = 180°  10h = 190°  11h = 210°  12h = 225°  13h = 240°  14h = 250°  15h = 260°  16h = 270°  17h = 280°  18h = 390°  19h = 315°  1Ah = 330°  1Bh = 340°  1Ch = 350°  1Dh = Not Applicable  1Fh = Not Applicable
7-4	SLOW_FIRST_CYC_FREQ	R/W	Oh	Frequency of first cycle in open loop start-up (% of MAX_SPEED)  0h = 0.1%  1h = 0.3%  2h = 0.5%  3h = 0.7%  4h = 1.0%  5h = 1.5%  6h = 2.0%  7h = 2.5%  8h = 3.0%  9h = 4.0%  Ah = 5.0%  Bh = 7.5%  Ch = 10.0%  Dh = 15%  Eh = 20%  Fh = 25%
3	FIRST_CYCLE_FREQ_S EL	R/W	Oh	First cycle frequency in open loop for align, double align and IPD start-up 0h = 0Hz 1h = Defined by SLOW_FIRST_CYC_FREQ



# Table 7-6. MOTOR\_STARTUP2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
2-0	THETA_ERROR_RAMP_RATE	R/W	Oh	Ramp rate for reducing difference between estimated theta and open loop theta  0h = 0.01 deg/ms  1h = 0.05 deg/ms  2h = 0.1 deg/ms  3h = 0.15 deg/ms  4h = 0.2 deg/ms  5h = 0.5 deg/ms  6h = 1 deg/ms  7h = 2 deg/ms



## 7.1.5 CLOSED\_LOOP1 Register (Offset = 88h) [Reset = 00000000h]

CLOSED\_LOOP1 is shown in Figure 7-5 and described in Table 7-7.

Return to the Summary Table.

Register to configure close loop settings1

## Figure 7-5. CLOSED LOOP1 Register

Figure 7-5. CLOSED_LOOP   Register							
31	30	29	28	27	26	25	24
PARITY	OVERMODULA TION_ENABLE			CL_ACC			RESERVED
R-0h	R/W-0h			R/W-0h			R-0h
23	22	21	20	19	18	17	16
		CL_DEC		PWM_FREQ_OUT			
		R/W-0h		R/W-0h			
15	14	13	12	11	10	9	8
PWM_FREQ_O UT	PWM_MODE FG_SEL			FG_DIV			
R/W-0h	R/W-0h R/W-0h				R/W	-0h	
7	6	5	4	3	2	1	0
FG_CONFIG	FG_BEMF_THR			AVS_EN	DEADTIME_CO MP_EN	RESERVED	LOW_SPEED_ RECIRC_BRAK E_EN
R/W-0h	R/W-0h			R/W-0h	R/W-0h	R-0h	R/W-0h

## Table 7-7. CLOSED\_LOOP1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30	OVERMODULATION_EN ABLE	R/W	Oh	Enable overmodulation  0h = Disable overmodulation  1h = Enable overmodulation



Table 7-7. CLOSED\_LOOP1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
29-25	CL_ACC	R/W	Oh	Closed loop acceleration (Speed mode: Hz/s Power mode: deciWatts/s Torque mode: centiA/s duty cycle mode: milliUnit/s) deciWatt: 0.1W centiA: 0.01A milliUnit: 0.001%  0h = 0.5  1h = 1  2h = 2.5  3h = 5  4h = 7.5  5h = 10  6h = 20  7h = 40  8h = 60  9h = 80  Ah = 100  Bh = 200  Ch = 300  Dh = 400  Eh = 500  Fh = 600  10h = 700  11h = 800  12h = 900  13h = 1000  14h = 2000  15h = 4000  16h = 6000  17h = 8000  18h = 10000  18h = 30000  18h = 30000  18h = 40000  1Ch = 50000  1Dh = 60000  1Ch = 50000  1Dh = 60000  1Eh = 70000  1Fh = No limit
24	RESERVED	R	0h	Reserved



# Table 7-7. CLOSED\_LOOP1 Register Field Descriptions (continued)

Bit Field Type Reset Description (continued)									
23-19	CL_DEC	R/W	Oh	Closed loop deceleration (Speed mode: Hz/s Power mode: deciWatts/s Torque mode: centiA/s duty cycle mode: milliUnit/s) If AVS is enabled in speed or power mode, the current is clamped to 0 only if negative iqRef is set by outer PI (speed/power) loop deciWatt: 0.1W centiA: 0.01A milliUnit: 0.001%  0h = 0.5  1h = 1  2h = 2.5  3h = 5  4h = 7.5  5h = 10  6h = 20  7h = 40  8h = 60  9h = 80  Ah = 100  Bh = 200  Ch = 300  Dh = 400  Eh = 500  Fh = 600  10h = 700  11h = 800  12h = 900  13h = 1000  14h = 2000  15h = 4000  16h = 6000  17h = 8000  18h = 10000  18h = 30000  18h = 30000  18h = 40000  1Ch = 50000  1Dh = 60000  1Ch = 50000  1Dh = 60000  1Eh = 70000  1Fh = No limit					
18-15	PWM_FREQ_OUT	R/W	Oh	PWM output frequency  0h = 10kHz  1h = 15kHz  2h = 20kHz  3h = 25kHz  4h = 30kHz  5h = 35kHz  6h = 40kHz  7h = 45kHz  8h = 50kHz  9h = 55kHz  Ah = 60kHz  Bh = Not Applicable  Ch = Not Applicable  Eh = Not Applicable  Fh = Not Applicable					
14	PWM_MODE	R/W	0h	PWM modulation 0h = Continuous Space Vector Modulation 1h = Discontinuous Space Vector Modulation					
13-12	FG_SEL	R/W	0h	FG select  0h = Output FG in ISD, open loop and closed loop  1h = Output FG in only closed loop  2h = Output FG in open loop for the first try.  3h = Not Applicable					



## Table 7-7. CLOSED LOOP1 Register Field Descriptions (continued)

	Table 7-7. CLOSED_LOOPT Register Fleid Descriptions (continued)									
Bit	Field	Туре	Reset	Description						
11-8	FG_DIV	R/W	Oh	FG division factor  0h = 3x electrical speed  1h = Divide by 1 (2-pole motor mechanical speed)  2h = Divide by 2 (4-pole motor mechanical speed)  3h = Divide by 3 (6-pole motor mechanical speed)  4h = Divide by 4 (8-pole motor mechanical speed)  Fh = Divide by 15 (30-pole motor mechanical speed)						
7	FG_CONFIG	R/W	Oh	FG output configuration. BEMF threshold defined by FG_BEMF_THR 0h = FG active as long as motor is driven 1h = FG active till BEMF drops below BEMF threshold						
6-4	FG_BEMF_THR	R/W	Oh	FG output BEMF threshold  0h = +/- 1mV  1h = +/- 2mV  2h = +/- 5mV  3h = +/- 10mV  4h = +/- 20mV  5h = +/- 30mV  6h = Not Applicable  7h = Not Applicable						
3	AVS_EN	R/W	0h	AVS enable 0h = Disable 1h = Enable						
2	DEADTIME_COMP_EN	R/W	0h	Deadtime compensation enable 0h = Disable 1h = Enable						
1	RESERVED	R	0h	Reserved						
0	LOW_SPEED_RECIRC_B RAKE_EN	R/W	Oh	Stop mode applied when stop mode is recirculation brake and motor in align or open loop state  0h = Hi-z  1h = Low Side Brake						



# 7.1.6 CLOSED\_LOOP2 Register (Offset = 8Ah) [Reset = 00000000h]

CLOSED\_LOOP2 is shown in Figure 7-6 and described in Table 7-8.

Return to the Summary Table.

Register to configure close loop settings2

## Figure 7-6. CLOSED LOOP2 Register

rigule 7-0. OLOOLD_LOOI 2 Register										
31	30	29	28	27	26	25	24			
PARITY		MTR_STOP			MTR_STOP	_BRK_TIME				
R-0h		R/W-0h			R/W	′-0h				
23	22	21	20	19	18	17	16			
	ACT_SF	PIN_THR			BRAKE_SPEED	_THRESHOLD				
	R/V	V-0h		R/W-0h						
15	14	13	12	11	10	9	8			
			МОТО	R_RES						
			R/W	/-0h						
7	6	5	4	3	2	1	0			
MOTOR_IND										
	R/W-0h									

# Table 7-8. CLOSED\_LOOP2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-28	MTR_STOP	R/W	Oh	Motor stop mode  0h = Hi-z  1h = Recirculation Stop  2h = Low side braking  3h = High side braking  4h = Active spin down  5h = Not Applicable  6h = Not Applicable  7h = Not Applicable
27-24	MTR_STOP_BRK_TIME	R/W	Oh	Brake time during motor stop  0h = 1ms  1h = 1ms  2h = 1ms  3h = 1ms  4h = 1ms  5h = 5ms  6h = 10ms  7h = 50ms  8h = 100ms  9h = 250ms  Ah = 500ms  Bh = 1000ms  Ch = 2500ms  Dh = 5000ms  Eh = 10000ms  Fh = 15000ms



# Table 7-8. CLOSED LOOP2 Register Field Descriptions (continued)

Table 7-8. CLOSED_LOOP2 Register Field Descriptions (continued)									
Bit	Field	Туре	Reset	Description					
23-20	ACT_SPIN_THR	R/W	Oh	Speed threshold for active spin down (% of MAX_SPEED)  0h = 100 %  1h = 90 %  2h = 80 %  3h = 70 %  4h = 60%  5h = 50 %  6h = 45 %  7h = 40 %  8h = 35 %  9h = 30 %  Ah = 25 %  Bh = 20 %  Ch = 15 %  Dh = 10 %  Eh = 5 %  Fh = 2.5 %					
19-16	BRAKE_SPEED_THRES HOLD	R/W	Oh	Speed threshold for BRAKE pin and Motor stop (Low side Braking or High Side Braking or Align Braking) (% of MAX_SPEED)  0h = 100 %  1h = 90 %  2h = 80 %  3h = 70 %  4h = 60%  5h = 50 %  6h = 45 %  7h = 40 %  8h = 35 %  9h = 30 %  Ah = 25 %  Bh = 20 %  Ch = 15 %  Dh = 10 %  Eh = 5 %  Fh = 2.5 %					
15-8	MOTOR_RES	R/W	0h	8-bit values for motor phase resistance. See Table 6-2 for values of phase resistance					
7-0	MOTOR_IND	R/W	0h	8-bit values for motor phase inductance. See Table 6-3 for values of phase inductance					



# 7.1.7 CLOSED\_LOOP3 Register (Offset = 8Ch) [Reset = 00000000h]

CLOSED\_LOOP3 is shown in Figure 7-7 and described in Table 7-9.

Return to the Summary Table.

Register to configure close loop settings3

## Figure 7-7. CLOSED\_LOOP3 Register




Table 7-9. CLOSED\_LOOP3 Register Field Descriptions

_	143.6 1 0. 01.01.2 1. 03.6 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.									
	Bit	Field	Туре	Reset	Description					
	31	PARITY	R	0h	Parity bit					
	30-23	MOTOR_BEMF_CONST	R/W	0h	8-bit values for motor BEMF Constant. See Table 6-4 for values of BEMF constant					
	22-13	CURR_LOOP_KP	R/W	0h	10-bit value for current Iq and Id loop Kp. Kp = 8LSB of CURR_LOOP_KP / 10^2MSB of CURR_LOOP_KP. Set to 0 for auto calculation of current Kp and Ki					
	12-3	CURR_LOOP_KI	R/W	0h	10-bit value for current Iq and Id loop Ki. Ki = 1000 * 8LSB of CURR_LOOP_KI / 10^2MSB of CURR_LOOP_KI. Set to 0 for auto calculation of current Kp and Ki					
	2-0	SPD_LOOP_KP	R/W	0h	3 MSB bits for speed loop Kp. Kp = 0.01 * 8LSB of SPD_LOOP_KP / 10^2MSB of SPD_LOOP_KP					

# 7.1.8 CLOSED\_LOOP4 Register (Offset = 8Eh) [Reset = 00000000h]

CLOSED\_LOOP4 is shown in Figure 7-8 and described in Table 7-10.

Return to the Summary Table.

Register to configure close loop settings4

## Figure 7-8. CLOSED LOOP4 Register

i igure 1-0. OLOGED_LOGI + Neglistei											
31	30	29	28	27	26	25	24				
PARITY		SPD_LOOP_KP									
R-0h				R/W-0h							
23	22	21	20	19	18	17	16				
	SPD_LOOP_KI										
R/W-0h											
15	14	13	12	11	10	9	8				
SPD_L	OOP_KI			MAX_S	SPEED						
R/\	W-0h			R/W	/-0h						
7	6	5	4	3	2	1	0				
	MAX_SPEED										
			R/W	/-0h							

## Table 7-10. CLOSED\_LOOP4 Register Field Descriptions

Bit	Field	Туре	Reset	Description			
31	PARITY	R	0h	Parity bit			
30-24	SPD_LOOP_KP	R/W	0h	7 LSB bits for speed loop Kp. Kp = 0.01 * 8LSB of SPD_LOOP_KP 10^2MSB of SPD_LOOP_KP			
23-14	SPD_LOOP_KI	R/W	0h	10 bit value for speed loop Ki. Ki = 0.1 * 8LSB of SPD_LOOP_KI / 10^2MSB of SPD_LOOP_KI			
13-0	MAX_SPEED	R/W	0h	14-bit value for setting maximum motor speed in electrical Hz. Maximum motor electrical speed (Hz): {MAX_SPEED/6} For example: if MAX_SPEED is 0x2710, then maximum motor speed (Hz) = 10000(0x2710)/6 = 1666Hz			



# 7.1.9 REF\_PROFILES1 Register (Offset = 94h) [Reset = 00000000h]

REF\_PROFILES1 is shown in Figure 7-9 and described in Table 7-11.

Return to the Summary Table.

Register to configure Reference profile1

## Figure 7-9. REF PROFILES1 Register

1.94.67 6.112.51 1.09.60									
31	30	29	28	27	26	25	24		
PARITY	RITY REF_PROFILE_CONFIG DUTY_ON1								
R-0h	R-0h R/W-0h R/W-0h								
23	22	21	20	19	18	17	16		
	DUTY_ON1				DUTY_OFF1				
	R/W-0h		R/W-0h						
15	14	13	12	11	10	9	8		
	DUTY_OFF1		DUTY_CLAMP1						
	R/W-0h				R/W-0h				
7	6	5	4	3	2	1	0		
	DUTY_CLAMP1		DUTY_A						
	R/W-0h		R/W-0h						

# Table 7-11. REF PROFILES1 Register Field Descriptions

idalo i ili itali _i ito ilaa aa									
Field	Туре	Reset	Description						
PARITY	R	0h	Parity bit						
REF_PROFILE_CONFIG	R/W	0h	Configuration for reference profiles  0h = Reference/Equation  1h = Linear Profile  2h = Staircase Profile  3h = Forward-Reverse Profile						
DUTY_ON1	R/W	0h	Turn-on duty cycle (%) = {(DUTY_ON1/256)*100}						
DUTY_OFF1	R/W	0h	Turn-off duty cycle (%) = {(DUTY_OFF1/256)*100}						
DUTY_CLAMP1	R/W	0h	Duty cycle for clamping speed (%) = {(DUTY_CLAMP1/256)*100}						
DUTY_A	R/W	0h	5 MSB bits for duty cycle A						
	PARITY  REF_PROFILE_CONFIG  DUTY_ON1  DUTY_OFF1  DUTY_CLAMP1	PARITY R REF_PROFILE_CONFIG R/W  DUTY_ON1 R/W DUTY_OFF1 R/W  DUTY_CLAMP1 R/W	Field         Type         Reset           PARITY         R         0h           REF_PROFILE_CONFIG         R/W         0h           DUTY_ON1         R/W         0h           DUTY_OFF1         R/W         0h           DUTY_CLAMP1         R/W         0h						



# 7.1.10 REF\_PROFILES2 Register (Offset = 96h) [Reset = 00000000h]

REF\_PROFILES2 is shown in Figure 7-10 and described in Table 7-12.

Return to the Summary Table.

Register to configure Reference profile2

## Figure 7-10. REF PROFILES2 Register

rigule 7-10. KEI _rikorieEoz kegister									
31	30	29	28	27	26	25	24		
PARITY		DUTY_A			TUD	Y_B			
R-0h		R/W-0h		•	R/W	-0h			
23	22	21	20	19	18	17	16		
	DUT	ГҮ_В			DUT	/_C			
R/W-0h				R/W-0h					
15	14	13	12	11	10	9	8		
	DUT	TY_C		DUTY_D					
	R/V	V-0h			R/W	-0h			
7	6	5	4	3	2	1	0		
DUTY_D				DUTY_E					
R/W-0h				R/W-0h					

# Table 7-12. REF\_PROFILES2 Register Field Descriptions

Bit	Field	Туре	Reset Description	
31	PARITY	R	0h	Parity bit
30-28	DUTY_A	R/W	0h	3 LSB bits for duty cycle A Duty cycle A (%) = {(DUTY_A/256)*100}
27-20	DUTY_B	R/W	0h	Duty cycle B (%) = {(DUTY_B/256)*100}
19-12	DUTY_C	R/W	0h	Duty cycle C (%) = {(DUTY_C/256)*100}
11-4	DUTY_D	R/W	0h	Duty cycle D (%) = {(DUTY_D/256)*100}
3-0	DUTY_E	R/W	0h	4 MSB bits for Duty cycle E



# 7.1.11 REF\_PROFILES3 Register (Offset = 98h) [Reset = 00000000h]

REF\_PROFILES3 is shown in Figure 7-11 and described in Table 7-13.

Return to the Summary Table.

Register to configure Reference profile3

# Figure 7-11, REF PROFILES3 Register

		rigure	/-11. KEF_P	KOFILESS KE	gister		
31	30	29	28	27	26	25	24
PARITY		DUT	Y_E			DUTY_ON2	
R-0h		R/W	′-0h			R/W-0h	
23	22	21	20	19	18	17	16
	DUTY_ON2 DUTY_OFF2						
	R/W-0h					R/W-0h	
15	14	13	12	11	10	9	8
		DUTY_OFF2				DUTY_CLAMP2	
	R/W-0h					R/W-0h	
7	6	5	4	3	2	1	0
	DUTY_CLAMP2 DUTY_HYS RESERV						RESERVED
	R/W-0h				R/V	V-0h	R-0h

## Table 7-13. REF\_PROFILES3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-27	DUTY_E	R/W	0h	4 LSB bits for Duty cycle E Duty cycle E (%) = {(DUTY_E/256)*100}
26-19	DUTY_ON2	R/W	0h Turn-on duty cycle (%) = {(DUTY_ON2/256)*100}	
18-11	DUTY_OFF2	R/W	0h	Turn-off duty cycle (%) = {(DUTY_OFF2/256)*100}
10-3	DUTY_CLAMP2	R/W	0h	Duty cycle for clamping speed (%) = {(DUTY_CLAMP1/256)*100}
2-1	DUTY_HYS	R/W	Oh Duty hysteresis for speed reference mode Oh = 0% The = 1% The speed reference mode Oh = 2% The speed reference mode Oh = 3%	
0	RESERVED	R	0h	Reserved



# 7.1.12 REF\_PROFILES4 Register (Offset = 9Ah) [Reset = 00000000h]

REF\_PROFILES4 is shown in Figure 7-12 and described in Table 7-14.

Return to the Summary Table.

Register to configure Reference profile4

## Figure 7-12. REF PROFILES4 Register

		i igaic	, , , , <u>, , , , , , , , , , , , , , , </u>	INOI ILLOT INC	giotoi			
31	30	29	28	27	26	25	24	
PARITY				REF_OFF1				
R-0h		R/W-0h						
23	22	21	20	19	18	17	16	
REF_OFF1	REF_CLAMP1							
R/W-0h	R/W-0h							
15	14	13	12	11	10	9	8	
REF_CLAMP1				REF_A				
R/W-0h				R/W-0h				
7	6	5	4	3	2	1	0	
REF_A				REF_B				
R/W-0h				R/W-0h				

# Table 7-14. REF\_PROFILES4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-23	REF_OFF1	R/W	0h Turn off reference (% of Maximum Reference) = {(REF_OFF1/256)*100}	
22-15	REF_CLAMP1	R/W	0h	Clamp Ref 1 (% of Maximum Reference) = {(REF_CLAMP1/256)*100}
14-7	REF_A	R/W	0h	Ref A (% of Maximum Reference) = {(REF_A/256)*100}
6-0	REF_B	R/W	0h	7 MSB of REF_B configuration



# 7.1.13 REF\_PROFILES5 Register (Offset = 9Ch) [Reset = 00000000h]

REF\_PROFILES5 is shown in Figure 7-13 and described in Table 7-15.

Return to the Summary Table.

Register to configure Reference profile5

## Figure 7-13. REF\_PROFILES5 Register

					0			
31	30	29	28	27	26	25	24	
PARITY	REF_B			REF	_C			
R-0h	R/W-0h		R/W-0h					
23	22	21	20	19	18	17	16	
REF_C REF_D								
R/W	R/W-0h		R/W-0h					
15	14	13	12	11	10	9	8	
REF	=_D			REF	_E			
R/W	/-0h			R/W-0h				
7	6	5	4	3	2	1	0	
REI	REF_E MIN_DUTY		DUTY	VOLTAGE_MODE_CONFIG DUTY_COMMA ND_FILTER		RESERVED		
R/M	/-0h	R/W-0h		R/W	-0h	R/W-0h	R-0h	

Table 7-15. REF\_PROFILES5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30	REF_B	R/W	0h	1 LSB of REF_B configuration. Ref B(% of Maximum Reference) = {(REF_B/256)*100}
29-22	REF_C	R/W	0h	Ref C (% of Maximum Reference) = {(REF_C/256)*100}
21-14	REF_D	R/W	0h	Ref D (% of Maximum Reference) = {(REF_D/256)*100}
13-6	REF_E	R/W	0h	Ref E(% of Maximum Reference) = {(REF_E/256)*100}
5-4	MIN_DUTY	R/W	0h	Minimum input duty to start driving the motor  0h = 1 %  1h = 3 %  2h = 5 %  3h = 10 %
3-2	VOLTAGE_MODE_CONFI	R/W	Oh	Voltage mode configuration for reference profiles  0h = User defined reference modes throughout the duty range 1h = Voltage mode if input duty > DUTY_C + DUTY_HYST; configured reference mode if input duty < DUTY_C - DUTY_HYST 2h = configured reference mode if input duty > DUTY_C + DUTY_HYST; voltage mode if input duty < DUTY_C - DUTY_HYST 3h = Not Applicable
1	DUTY_COMMAND_FILTE R	R/W	0h	Speed pin input filter 0h = Filter on Speed pin is disabled 1h = Filter on Speed pin is enabled (0.4%)
0	RESERVED	R	0h	Reserved

## 7.1.14 REF\_PROFILES6 Register (Offset = 9Eh) [Reset = 00000000h]

REF\_PROFILES6 is shown in Figure 7-14 and described in Table 7-16.

Return to the Summary Table.

Register to configure Reference profile6

Figure 7-14. REF PROFILES6 Register

		ı igui e	: / - I <del>-</del> I <del>-</del> I \	KOFILESO KE	gistei			
31	30	29	28	27	26	25	24	
PARITY				REF_OFF2				
R-0h		R/W-0h						
23	22	21	20	19	18	17	16	
REF_OFF2		REF_CLAMP2						
R/W-0h	R/W-0h							
15	14	13	12	11	10	9	8	
REF_CLAMP2				RESERVED				
R/W-0h				R-0h				
7	6	5	4	3	2	1	0	
			RESE	RVED				
			R-	0h				

#### Table 7-16. REF\_PROFILES6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-23	REF_OFF2	R/W	0h	Turn off Ref (% of Maximum Reference)) = {(REF_OFF2/256)*100}
22-15	REF_CLAMP2	R/W	0h Clamp Ref 2 (% of Maximum Reference) = {(REF_CLAMP2/256)*100}	
14-0	RESERVED	R	0h	Reserved

#### 7.2 Fault Configuration Registers

Table 7-17 lists the memory-mapped registers for the Fault\_Configuration registers. All register offset addresses not listed in Table 7-17 should be considered as reserved locations and the register contents should not be modified.

Table 7-17. FAULT\_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
90h	FAULT_CONFIG1	Fault Configuration1	Section 7.2.1
92h	FAULT_CONFIG2	Fault Configuration2	Section 7.2.2

Complex bit access types are encoded to fit into small table cells. Table 7-18 shows the codes that are used for access types in this section.

Table 7-18. Fault\_Configuration Access Type Codes

	<u> </u>	<b>71</b>						
Access Type	Code	Description						
Read Type								
R	R	Read						
Write Type	Write Type							
W Write								
Reset or Default Value								

Copyright © 2025 Texas Instruments Incorporated



# Table 7-18. Fault\_Configuration Access Type Codes (continued)

Access Type	Code	Description
-n		Value after reset or the default value

# 7.2.1 FAULT\_CONFIG1 Register (Offset = 90h) [Reset = 00000000h]

FAULT\_CONFIG1 is shown in Figure 7-15 and described in Table 7-19.

Return to the Summary Table.

Register to configure fault settings1

## Figure 7-15. FAULT\_CONFIG1 Register

rigate / 10.1 AGE1_GOTT TO TREGISTED							
31	30	29	28	27	26	25	24
PARITY		ILI	MIT		HW_LOCK_ILIMIT		
R-0h		R/\	V-0h			R/W-0h	
23	22	21	20	19	18	17	16
HW_LOCK_ILI MIT		LOCK	_ILIMIT	EEP_FAULT_M ODE	LOCK_ILIN	MIT_MODE	
R/W-0h	R/W-0h				R/W-0h R/W-0h		
15	14	13	12	11	10	9	8
LOCK_ILIMIT_ MODE		LOCK_IL	IMIT_DEG			LCK_RETRY	
R/W-0h		R/\	V-0h			R/W-0h	
7	6	5	4	3	2	1	0
LCK_RETRY	CRC_ERR_MO DE	MTR_LCK_MODE			IPD_TIMEOUT _FAULT_EN	IPD_FREQ_FA ULT_EN	SATURATION_ FLAGS_EN
R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	

# Table 7-19. FAULT\_CONFIG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-27	ILIMIT	R/W	Oh	Current limit for Iq axis (torque) current reference in closed loop 0h = 0.125 A 1h = 0.25 A 2h = 0.5 A 3h = 1.0 A 4h = 1.5 A 5h = 2.0 A 6h = 2.5 A 7h = 3.0 A 8h = 3.5 A 9h = 4.0 A Ah = 4.5 A Bh = 5.0 A Ch = 5.5 A Dh = 6.0 A Eh = 7.0 A Fh = 8.0 A



Table 7-19. FAULT\_CONFIG1 Register Field Descriptions (continued)

Bit	Bit Field Type Reset Description (continued)							
		Туре		Description  Comparator based leak detection aureent threshold				
26-23	HW_LOCK_ILIMIT	R/W	Oh	Comparator based lock detection current threshold  0h = 0.125 A  1h = 0.25 A  2h = 0.5 A  3h = 1.0 A  4h = 1.5 A  5h = 2.0 A  6h = 2.5 A  7h = 3.0 A  8h = 3.5 A  9h = 4.0 A  Ah = 4.5 A  Bh = 5.0 A  Ch = 5.5 A  Dh = 6.0 A  Eh = 7.0 A  Fh = 8.0 A				
22-19	LOCK_ILIMIT	R/W	Oh	ADC based lock detection current threshold  0h = 0.125 A  1h = 0.25 A  2h = 0.5 A  3h = 1.0 A  4h = 1.5 A  5h = 2.0 A  6h = 2.5 A  7h = 3.0 A  8h = 3.5 A  9h = 4.0 A  Ah = 4.5 A  Bh = 5.0 A  Ch = 5.5 A  Dh = 6.0 A  Eh = 7.0 A  Fh = 8.0 A				
18	EEP_FAULT_MODE	R/W	0h	Fault response type for EEPROM fault 0h = Latched Fault 1h = Report only fault				
17-15	LOCK_ILIMIT_MODE	R/W	Oh	Lock current limit mode  0h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is tristated  1h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in low side brake mode (All low side FETs are turned ON)  2h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in high side brake mode (All high side FETs are turned ON)  3h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active  4h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in low side brake mode (All low side FETs are turned ON); nFAULT active  5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in high side brake mode (All high side FETs are turned ON); nFAULT active  6h = Ilimit lock detection current limit is in report only but no action is taken; nFAULT active  7h = ILIMIT LOCK is disabled				



Table 7-19. FAULT CONFIG1 Register Field Descriptions (continued)

	Table 7-19. FAULT_CONFIG1 Register Field Descriptions (continued)							
Bit	Field	Туре	Reset	Description				
14-11	LOCK_ILIMIT_DEG	R/W	Oh	Lock current limit detection deglitch time  0h = No deglitch  1h = 0.1 ms  2h = 0.2 ms  3h = 0.5 ms  4h = 1 ms  5h = 2.5 ms  6h = 5 ms  7h = 7.5 ms  8h = 10 ms  9h = 25 ms  Ah = 50 ms  Bh = 75 ms  Ch = 100 ms  Dh = 200 ms  Eh = 500 ms  Fh = 1000 ms				
10-7	LCK_RETRY	R/W	Oh	Lock detection retry time  0h = 300 ms  1h = 500 ms  2h = 1 s  3h = 2 s  4h = 3 s  5h = 4 s  6h = 5 s  7h = 6 s  8h = 7 s  9h = 8 s  Ah = 9 s  Bh = 10 s  Ch = 11 s  Dh = 12 s  Eh = 13 s  Fh = 14 s				
6	CRC_ERR_MODE	R/W	0h	CRC (in I2C communication) error mode  0h = CRC error on I2C causes latched fault; nFAULT active; Gate driver is tristated  1h = CRC error on I2C causes report only but no action is taken; nFAULT is active				
5-3	MTR_LCK_MODE	R/W	Oh	Motor lock mode 0h = Motor lock detection causes latched fault; nFAULT active; Gate driver is tristated 1h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in low side brake mode (All low side FETs are turned ON) 2h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in high side brake mode (All high side FETs are turned ON) 3h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active 4h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in low side brake mode (All low side FETs are turned ON); nFAULT active 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in high side brake mode (All high side FETs are turned ON); nFAULT active 6h = Motor lock detection current limit is in report only but no action is taken; nFAULT active 7h = MTR LOCK is disabled				
2	IPD_TIMEOUT_FAULT_E N	R/W	0h	IPD timeout fault enable 0h = Disable 1h = Enable				



# Table 7-19. FAULT\_CONFIG1 Register Field Descriptions (continued)

				. , , ,
Bit	Field	Туре	Reset	Description
1	IPD_FREQ_FAULT_EN	R/W	0h	IPD frequency fault enable 0h = Disable 1h = Enable
0	SATURATION_FLAGS_E N	R/W	Oh	Enable indication of current loop and speed loop saturation 0h = Disable 1h = Enable

# 7.2.2 FAULT\_CONFIG2 Register (Offset = 92h) [Reset = 00000000h]

FAULT\_CONFIG2 is shown in Figure 7-16 and described in Table 7-20.

Return to the Summary Table.

Register to configure fault settings2

#### Figure 7-16. FAULT CONFIG2 Register

Figure 7-16. FAULT_CONFIG2 Register								
31	30	29	28	27	26	25	24	
PARITY	LOCK1_EN	LOCK2_EN	LOCK3_EN	L	OCK_ABN_SPEE	)	ABNORMAL_B EMF_THR	
R-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16	
ABNORMAL	_BEMF_THR		NO_MTR_THR		HW_I	_OCK_ILIMIT_M	ODE	
R/M	/-0h		R/W-0h			R/W-0h		
15	14	13	12	11	10	9	8	
HW	_LOCK_ILIMIT_D	EG	VOLTAGE_H	AGE_HYSTERESIS MIN_VM_MOTOR				
	R/W-0h		R/V	V-0h		R/W-0h		
7	6	5	4	3	2	1	0	
MIN_VM_MOD E	١	MAX_VM_MOTOF	?	MAX_VM_MOD E	AU <sup>-</sup>	TO_RETRY_TIM	ES	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		

## Table 7-20. FAULT\_CONFIG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30	LOCK1_EN	R/W	Oh	Lock 1 (Abnormal Speed) Enable 0h = Disable 1h = Enable
29	LOCK2_EN	R/W	0h	Lock 2 (Abnormal BEMF) Enable 0h = Disable 1h = Enable
28	LOCK3_EN	R/W	0h	Lock 3 (No Motor) Enable 0h = Disable 1h = Enable
27-25	LOCK_ABN_SPEED	R/W	Oh	Abnormal speed lock threshold (% of MAX_SPEED) 0h = 130% 1h = 140% 2h = 150% 3h = 160% 4h = 170% 5h = 180% 6h = 190% 7h = 200%
24-22	ABNORMAL_BEMF_THR	R/W	Oh	Abnormal BEMF lock threshold (% of expected BEMF) 0h = 40% 1h = 45% 2h = 50% 3h = 55% 4h = 60% 5h = 65% 6h = 67.5% 7h = 70%



# Table 7-20. FAULT\_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
21-19	NO_MTR_THR	R/W	Oh	No motor lock threshold 0h = 0.0375 A 1h = 0.075 A 2h = 0.1A 3h = 0.125 A 4h = 0.25 A 5h = 0.5 A 6h = 0.75 A 7h = 1.0 A
18-16	HW_LOCK_ILIMIT_MODE	R/W	Oh	Hardware lock current limit mode  0h = Hardware Ilimit lock detection causes latched fault; nFAULT active; Gate driver is tristated  1h = Hardware Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in low side brake mode (All low side FETs are turned ON)  2h = Hardware Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in high side brake mode (All high side FETs are turned ON)  3h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFAULT active  4h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in low side brake mode (All low side FETs are turned ON); nFAULT active  5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in high side brake mode (All high side FETs are turned ON); nFAULT active 6h = Hardware Ilimit lock detection current limit is in report only but no action is taken; nFAULT active 7h = HARDWARE ILIMIT LOCK is disabled
15-13	HW_LOCK_ILIMIT_DEG	R/W	Oh	Hardware lock current limit detection deglitch time  0h = No deglitch  1h = 1
12-11	VOLTAGE_HYSTERESIS	R/W	0h	Hysteresis for controller overvoltage and undervoltage faults. Fault triggered at threshold, cleared at threshold $\pm$ hysteresis (+ for UV, - for OV).  0h = 0.5V  1h = 1V  2h = 2V  3h = 3V
10-8	MIN_VM_MOTOR	R/W	Oh	Controller under voltage fault threshold - minimum DC bus voltage for running motor  0h = No Limit  1h = 6 V  2h = 7 V  3h = 8 V  4h = 10 V  5h = 14 V  6h = 16 V  7h = 18 V
7	MIN_VM_MODE	R/W	0h	DC bus (controller) undervoltage fault recovery mode 0h = Latch on Undervoltage 1h = Automatic clear if voltage in bounds

Product Folder Links: MCF8316D-Q1

128



Table 7-20. FAULT\_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
6-4	MAX_VM_MOTOR	R/W	Oh	Controller over voltage fault threshold - maximum DC bus voltage for running motor  0h = No Limit  1h = 18 V  2h = 20 V  3h = 22 V  4h = 28 V  5h = 30 V  6h = 32 V  7h = 34 V
3	MAX_VM_MODE	R/W	0h	DC bus (controller) overvoltage fault recovery mode 0h = Latch on Overvoltage 1h = Automatic clear if voltage in bounds
2-0	AUTO_RETRY_TIMES	R/W	Oh	Number of automatic retry attempts 0h = No Limit 1h = 2 2h = 3 3h = 5 4h = 7 5h = 10 6h = 15 7h = 20

# 7.3 Hardware\_Configuration Registers

Table 7-21 lists the memory-mapped registers for the Hardware\_Configuration registers. All register offset addresses not listed in Table 7-21 should be considered as reserved locations and the register contents should not be modified.

Table 7-21. HARDWARE\_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
A4h	PIN_CONFIG	Hardware Pin Configuration	Section 7.3.1
A6h	DEVICE_CONFIG1	Device configuration1	Section 7.3.2
A8h	DEVICE_CONFIG2	Device configuration2	Section 7.3.3
AAh	PERI_CONFIG1	Peripheral Configuration1	Section 7.3.4
ACh	GD_CONFIG1	Gate Driver Configuration1	Section 7.3.5
AEh	GD_CONFIG2	Gate Driver Configuration2	Section 7.3.6

Complex bit access types are encoded to fit into small table cells. Table 7-22 shows the codes that are used for access types in this section.

Table 7-22. Hardware\_Configuration Access Type Codes

Access Type	Code	Description						
Read Type	Read Type							
R	R	Read						
Write Type								
W	W	Write						
Reset or Default	Reset or Default Value							
-n		Value after reset or the default value						



# 7.3.1 PIN\_CONFIG Register (Offset = A4h) [Reset = 00000000h]

PIN\_CONFIG is shown in Figure 7-17 and described in Table 7-23.

Return to the Summary Table.

Register to configure hardware pins

## Figure 7-17. PIN CONFIG Register

rigate / 17:1 in_oon to neglice							
31	30	29	28	27	26	25	24
PARITY	PWM_DITI	HER_STEP	VDC_F	ILTER	LEAD_ANGLE		
R-0h	R/W	V-0h	R/W-0h		R/W-0h		
23	22	21	20	19	18	17	16
LEAD_	ANGLE			MAX_P	OWER		
R/W-0h				R/W	/-0h		
15	14	13	12	11	10	9	8
		MAX_POWER			FG_IDLE	_CONFIG	FG_FAULT_CO NFIG
		R/W-0h			R/W	/-0h	R/W-0h
7	6	5	4	3	2	1	0
FG_FAULT_CO NFIG			ALIGN_BRAKE _ANGLE_SEL	BRAKE_INPUT SPEED		_MODE	
R/W-0h				R/W	/-0h	R/V	V-0h

## Table 7-23. PIN\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-29	PWM_DITHER_STEP	R/W	0h	PWM dither slew rate 0h = 1 1h = 2 2h = 5 3h = 10
28-27	VDC_FILTER	R/W	0h	Vdc(VM) filter coefficient 0h = Disable 1h = Enable with default filter cut-off frequency 2h = Enable with filter cut-off frequency 100Hz 3h = Enable with filter cut-off frequency 1000Hz



# Table 7-23. PIN\_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description (Continued)
26-22	LEAD_ANGLE	R/W	Oh	Lead angle. In voltage mode, positive value indicates the applied voltage is leading the BEMF, negative value indicates applied voltage is lagging the BEMF. In other modes, positive means negative id reference, negative means positive id reference  0h = 0 deg 1h = 3 deg 2h = 6 deg 3h = 9 deg 4h = 12 deg 5h = 15 deg 6h = 18 deg 7h = 21 deg 8h = 24 deg 9h = 27 deg Ah = 30 deg Bh = 33 deg Ch = 36 deg Dh = 39 deg Eh = 42 deg Fh = 45 deg 10h = -48 deg 11h = -45 deg 12h = -42 deg 13h = -30 deg 14h = -36 deg 15h = -33 deg 16h = -30 deg 17h = -27 deg 18h = -24 deg 19h = -21 deg 18h = -15 deg 1Ch = -16 deg 1Ch = -6 deg 1Fh = -6 deg 1Fh = -6 deg 1Fh = -6 deg 1Fh = -6 deg
21-11	MAX_POWER	R/W	0h	Maximum power for power loop or power limit. Max power in Watts = (MAX_POWER / 2 <sup>11</sup> ) * 100
10-9	FG_IDLE_CONFIG	R/W	Oh	FG configuration during motor stopped/idle state  0h = FG continues and end state depends on FG_CONFIG and last state before motor stops  1h = FG is pulled High  2h = FG is pulled Low  3h = FG is pulled High
8-7	FG_FAULT_CONFIG	R/W	0h	FG configuration during fault state. BEMF threshold defined by FG_BEMF_THR if FG_CONFIG 1 0h = Use last FG signal when motor was driven 1h = FG is pulled High 2h = FG is pulled Low 3h = FG active till BEMF drops below BEMF threshold
6	ALARM_PIN_EN	R/W	0h	Enable Alarm pin 0h = Disable 1h = Enable
5	BRAKE_PIN_MODE	R/W	Oh	Brake pin mode 0h = Low side Brake 1h = Align Brake
4	ALIGN_BRAKE_ANGLE_ SEL	R/W	0h	Select align brake angle 0h = Use last commutation angle before entering align braking 1h = Use ALIGN_ANGLE configuration for align braking



# Table 7-23. PIN\_CONFIG Register Field Descriptions (continued)

		_		
Bit	Field	Туре	Reset	Description
3-2	BRAKE_INPUT	R/W	0h	Brake pin override  0h = Hardware Pin BRAKE  1h = Override pin and brake / align according to BRAKE_PIN_MODE  2h = Override pin and do not brake / align  3h = Hardware Pin BRAKE
1-0	SPEED_MODE	R/W	0h	Configure motor control input source  0h = Controlled by analog voltage on SPEED pin  1h = Controlled by duty cycle (PWM) on SPEED pin  2h = Controlled by DIGITAL_SPEED_CTRL value (I2C)  3h = Controlled by frequency on SPEED pin

# 7.3.2 DEVICE\_CONFIG1 Register (Offset = A6h) [Reset = 00000000h]

DEVICE\_CONFIG1 is shown in Figure 7-18 and described in Table 7-24.

Return to the Summary Table.

Register to configure device

## Figure 7-18. DEVICE CONFIG1 Register

	rigule 7-10. DEVICE_CONTION Register								
31	30	29	28	27	26	25	24		
PARITY	RESERVED	DAC_S	Ox_SEL	PWM_DITHER _MODE	I2C_TARGET_ADDR				
R-0h	R-0h	R/V	V-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16		
	I2C_TARG	ET_ADDR		EEPROM_LOCK_KEY					
	R/W-0h				R/W-0h				
15	14	13	12	11	10	9	8		
			EEPROM_	LOCK_KEY					
			R/V	V-0h					
7	6	5	4	3	2	1	0		
EEPROM_LOCK_KEY SLEW_RAT				E_I2C_PINS	PULLUP_ENAB LE	BUS_	VOLT		
	R/W-0h		R/V	V-0h	R/W-0h	R/W	/-0h		

# Table 7-24. DEVICE\_CONFIG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30	RESERVED	R	0h	Reserved
29-28	DAC_SOx_SEL	R/W	0h	Select between DACOUT2 and SOx channels 0h = DACOUT2 1h = SOA 2h = SOB 3h = SOC
27	PWM_DITHER_MODE	R/W	0h	PWM dither mode 0h = Triangular Mode 1h = Random Mode
26-20	I2C_TARGET_ADDR	R/W	0h	I2C target address
19-5	EEPROM_LOCK_KEY	R/W	0h	EEPROM lock/unlock key when EEPROM R/W protection is enabled. This bitfield will always read 0 when read.
4-3	SLEW_RATE_I2C_PINS	R/W	0h	Slew rate control for I2C pins 0h = 4.8 mA 1h = 3.9 mA 2h = 1.86 mA 3h = 30.8 mA
2	PULLUP_ENABLE	R/W	0h	Internal pull-up enable for nFAULT and FG pins 0h = Disable 1h = Enable
1-0	BUS_VOLT	R/W	0h	Maximum DC bus voltage configuration  0h = 15 V  1h = 30 V  2h = 40 V  3h = Not Applicable



# 7.3.3 DEVICE\_CONFIG2 Register (Offset = A8h) [Reset = 00000000h]

DEVICE\_CONFIG2 is shown in Figure 7-19 and described in Table 7-25.

Return to the Summary Table.

Register to configure device

## Figure 7-19. DEVICE CONFIG2 Register

		94.0	, 10. DE 110E	_00111 102 11	og.oto.			
31	30	29	28	27	26	25	24	
PARITY	PARITY INPUT_MAXIMUM_FREQ							
R-0h	•			R/W-0h				
23	22	21	20	19	18	17	16	
	INPUT_MAXIMUM_FREQ							
	R/W-0h							
15	14	13	12	11	10	9	8	
SLEEP_E	NTRY_TIME	DYNAMIC_CSA _GAIN_EN	DYNAMIC_VOL TAGE_GAIN_E N	DEV_MODE	PWM_DITI	HER_DEPTH	EXT_CLK_EN	
RΛ	N-0h	R/W-0h	R/W-0h	R/W-0h	R/	W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
	EXT_CLK_CONFI	G	EXT_WDT_EN	EXT_WD1	_CONFIG	EXT_WDT_INP UT_MODE	EXT_WDT_FA ULT_MODE	
	R/W-0h		R/W-0h	R/V	V-0h	R/W-0h	R/W-0h	

## Table 7-25. DEVICE\_CONFIG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-16	INPUT_MAXIMUM_FREQ	R/W	Oh	Input frequency on speed pin for input reference mode as "controlled by frequency of SPEED pin" that corresponds to 100% duty cycle. Duty cycle = Input frequency / INPUT_MAXIMUM_FREQ
15-14	SLEEP_ENTRY_TIME	R/W	0h	Device enters sleep mode when input source (SPEED_MODE) is held at or below the sleep entry threshold for SLEEP_ENTRY_TIME 0h = Sleep Entry when SPEED pin remains low for 50 µs 1h = Sleep Entry when SPEED pin remains low for 200 µs 2h = Sleep Entry when SPEED pin remains low for 20 ms 3h = Sleep Entry when SPEED pin remains low for 200 ms
13	DYNAMIC_CSA_GAIN_E N	R/W	0h	Adjust CSA gain automatically for optimal current resolution at all current levels 0h = Disable 1h = Enable
12	DYNAMIC_VOLTAGE_GA IN_EN	R/W	0h	Adjust voltage gain automatically for optimal voltage resolution at all voltage levels 0h = Disable 1h = Enable
11	DEV_MODE	R/W	Oh	Device mode select 0h = Standby Mode 1h = Sleep Mode
10-9	PWM_DITHER_DEPTH	R/W	0h	PWM dither depth 0h = PWM dither disabled 1h = 5% 2h = 7.5% 3h = 10%
8	EXT_CLK_EN	R/W	Oh	Enable external clock mode 0h = Disable 1h = Enable



# Table 7-25. DEVICE\_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
				•
7-5	EXT_CLK_CONFIG	R/W	Oh	External clock frequency configuration  0h = 8 kHz  1h = 16 kHz  2h = 32 kHz  3h = 64 kHz  4h = 128 kHz  5h = 256 kHz  6h = 512 kHz  7h = 1024 kHz
4	EXT_WDT_EN	R/W	0h	Enable external watchdog  0h = Disable  1h = Enable
3-2	EXT_WDT_CONFIG	R/W	0h	Time between watchdog tickles (GPIO/I2C) 0h = 100ms/1s 1h = 200ms/2s 2h = 500ms/5s 3h = 1000ms/10s
1	EXT_WDT_INPUT_MODE	R/W	0h	External watchdog input source 0h = Watchdog tickle over I2C 1h = Watchdog tickle over GPIO
0	EXT_WDT_FAULT_MOD E	R/W	0h	External watchdog fault mode 0h = Report only 1h = Latch with MOSFETs in Hi-Z



# 7.3.4 PERI\_CONFIG1 Register (Offset = AAh) [Reset = 00000000h]

PERI\_CONFIG1 is shown in Figure 7-20 and described in Table 7-26.

Return to the Summary Table.

Register to peripheral1

# Figure 7-20. PERI\_CONFIG1 Register

					<u> </u>		
31	30	29	28	27	26	25	24
PARITY	SPREAD_SPE CTRUM_MODU LATION_DIS	RESERVED	NO_MTR_FLT_ CLOSEDLOOP _DIS	_	EMF_PERSISTE TIME	FLUX_WI	EAK_REF
R-0h	R/W-0h	R-0h	R/W-0h	R/V	V-0h	R/V	V-0h
23	22	21	20	19	18	17	16
INPUT_REFERE	ENCE_WINDOW	BUS_POWER_ LIMIT_ENABLE	DIR_I	NPUT	DIR_CHANGE_ MODE	SPEED_LIMIT_ ENABLE	ACTIVE_BRAK E_SPEED_DEL TA_LIMIT_ENT RY
R/W	V-0h	R/W-0h	R/W	V-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
ACTIVE_BRAKE	E_SPEED_DELTA	_LIMIT_ENTRY	ACTIVE_BRAKE_MOD_INDEX_LIMIT			SPEED_RANG E_SEL	INPUT_REFER ENCE_MODE
	R/W-0h			R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INPUT_REFER ENCE_MODE	EEPROM_L	OCK_MODE			RESERVED		
R/W-0h	R/W	/-0h			R-0h		

# Table 7-26. PERI\_CONFIG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30	SPREAD_SPECTRUM_M ODULATION_DIS	R/W	Oh	Disable Spread Spectrum Modulation (SSM)  0h = SSM is Enabled  1h = SSM is Disabled
29	RESERVED	R	0h	Reserved
28	NO_MTR_FLT_CLOSEDL OOP_DIS	R/W	0h	Disable No Motor fault in closed loop  0h = Enable no motor fault in closed loop if LOCK2_EN is set to 0x1  1h = Disable No Motor fault in closed loop
27-26	ABNORMAL_BEMF_PER SISTENT_TIME	R/W	0h	Deglitch time for Abnormal BEMF fault detection  0h = 2 electrical cycles  1h = 500 ms  2h = 1000 ms  3h = 2000 ms
25-24	FLUX_WEAK_REF	R/W	0h Reference for flux weakening controller 0h = 70% 1h = 80% 2h = 90% 3h = 95%	
23-22	INPUT_REFERENCE_WI NDOW	R/W	0h	Disables all control loops when output reaches within the window 0h = Reference window disabled 1h = Reference window of 5% 2h = Reference window of 10% 3h = Reference window of 15%



# Table 7-26. PERI\_CONFIG1 Register Field Descriptions (continued)

Bit	Field	_	Reset	Description (continued)
		Туре		·
21	BUS_POWER_LIMIT_EN ABLE	R/W	Oh	Enable bus power limit. Limits input DC bus power to MAX_POWER in all input reference modes except power mode  0h = Disable power limit  1h = Enable power limit
20-19	DIR_INPUT	R/W	Oh	DIR pin override  0h = Hardware Pin DIR  1h = Override DIR pin with clockwise rotation OUTA-OUTB-OUTC  2h = Override DIR pin with counter clockwise rotation OUTA-OUTC-OUTB  3h = Hardware Pin DIR
18	DIR_CHANGE_MODE	R/W	0h	Response to change of DIR pin status  0h = Follow motor stop options and ISD routine on detecting DIR change  1h = Change the direction through Reverse Drive while continuously driving the motor
17	SPEED_LIMIT_ENABLE	R/W	Oh	Enable motor speed limit. Limits motor speed to MAX_SPEED in all input reference modes except speed mode  0h = Disable speed limit  1h = Enable speed limit
16-13	ACTIVE_BRAKE_SPEED _DELTA_LIMIT_ENTRY	R/W	Oh	Difference between final speed and present speed below which active braking will be applied  0h = Not Applicable  1h = 5%  2h = 10%  3h = 15%  4h = 20%  5h = 25%  6h = 30%  7h = 35%  8h = 40%  9h = 45%  Ah = 50%  Bh = 60%  Ch = 70%  Dh = 80%  Eh = 90%  Fh = 100%
12-10	ACTIVE_BRAKE_MOD_I NDEX_LIMIT	R/W	0h	Modulation index limit below which active braking will be applied 0h = 0% 1h = 40% 2h = 50% 3h = 60% 4h = 70% 5h = 80% 6h = 90% 7h = 100%
9	SPEED_RANGE_SEL	R/W	Oh	Frequency range selection for PWM duty mode reference input 0h = 325Hz to 100kHz 1h = 10Hz to 325Hz
8-7	INPUT_REFERENCE_MO DE	R/W	0h	Input reference mode used for close loop operation  0h = Control speed (Input is speed reference, scaled to MAX_SPEED)  1h = Control power (Input is power reference, scaled to MAX_POWER)  2h = Control Torque (Input is current reference, scaled to ILIMIT)  3h = Control Modulation Index (Input is modulation index scaled to 100%)



# Table 7-26. PERI\_CONFIG1 Register Field Descriptions (continued)

			_	-	. ,
	Bit	Field	Туре	Reset	Description
	6-5	EEPROM_LOCK_MODE	R/W	0h	EEPROM lock mode  0h = EEPROM read and write allowed without a passcode  1h = EEPROM read and write need a valid passcode  2h = EEPROM read needs a valid passcode, write is locked permanently  3h = EEPROM read and write is locked permanently
ſ	4-0	RESERVED	R	0h	Reserved

# 7.3.5 GD\_CONFIG1 Register (Offset = ACh) [Reset = 00000000h]

GD\_CONFIG1 is shown in Figure 7-21 and described in Table 7-27.

Return to the Summary Table.

Register to configure gated driver settings1

## Figure 7-21. GD CONFIG1 Register

	rigule 7-21. Ob_CON ICT Register						
31	30	29	28	27	26	25	24
PARITY	RESE	RVED	RESERVED	SLEW_RATE		RESERVED	
R-0h	R-	0h	R-0h	R/W-0h		R-0h	
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	OVP_SEL	OVP_EN	RESERVED	OTW_REP
R-0h	R-0h	R-0h	R-0h	R/W-0h	R/W-0h	R-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	OCP_	_DEG	RESERVED	OCP_LVL	OCP_I	MODE
R-0h	R-0h	R/W	R/W-0h		R/W-0h	R/W	/-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED RESERVED		RESERVED	RESERVED	CSA_	GAIN
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R/W	/-0h

## Table 7-27. GD\_CONFIG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27-26	SLEW_RATE	R/W	0h	Slew rate 0h = Not Applicable 1h = Not Applicable 2h = Slew rate is 125 V/µs 3h = Slew rate is 200 V/µs
25-24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	OVP_SEL	R/W	0h	Overvoltage level 0h = VM overvoltage level is 34-V 1h = VM overvoltage level is 22-V
18	OVP_EN	R/W	0h	Enable overvoltage 0h = Overvoltage protection is disabled 1h = Overvoltage protection is enabled
17	RESERVED	R	0h	Reserved
16	OTW_REP	R/W	0h	Overtemperature warning reporting 0h = Over temperature warning reporting is disabled 1h = Over temperature warning reporting is enabled
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13-12	OCP_DEG	R/W	0h	OCP deglitch time $0h = OCP \text{ deglitch time is } 0.2  \mu\text{s}$ $1h = OCP \text{ deglitch time is } 0.6  \mu\text{s}$ $2h = OCP \text{ deglitch time is } 1.2  \mu\text{s}$ $3h = OCP \text{ deglitch time is } 1.6  \mu\text{s}$



## Table 7-27. GD CONFIG1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
11	RESERVED	R	0h	Reserved
10	OCP_LVL	R/W	Oh	Overcurrent level 0h = OCP level is 16 A (Typical) 1h = OCP level is 24 A (Typical)
9-8	OCP_MODE	R/W	0h	OCP fault mode 0h = Overcurrent causes a latched fault 1h = Overcurrent causes an automatic retry after 500ms 2h = Not Applicable 3h = Not Applicable
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1-0	CSA_GAIN	R/W	0h	Current sense amplifier's gain (used only if DYNAMIC_CSA_GAIN_EN = 0x0)  0h = CSA gain is 0.15 V/A  1h = CSA gain is 0.3 V/A  2h = CSA gain is 0.6 V/A  3h = CSA gain is 1.2 V/A

# 7.3.6 GD\_CONFIG2 Register (Offset = AEh) [Reset = 00000000h]

GD\_CONFIG2 is shown in Figure 7-22 and described in Table 7-28.

Return to the Summary Table.

Register to configure gated driver settings2

#### Figure 7-22. GD CONFIG2 Register

		ı ıgı	ii e <i>i -</i> 22. GD_C	JOHN 102 INC	gistei		
31	30	29	28	27	26	25	24
PARITY	RESERVED		RESE	RVED		RESERVED	BUCK_PS_DIS
R-0h	R-0h		R-	0h		R-0h	R/W-0h
23	22	21	20	19	18	17	16
BUCK_CL	BUCK	_SEL	BUCK_DIS		MIN_ON_TIME		RESERVED
R/W-0h	R/M	/-0h	R/W-0h		R/W-0h		R-0h
15	14	13	12	11	10	9	8
	RESERVED				RESERVED		
	R-0h				R-0h		
7	6	5	4	3	2	1	0
	RESERVED						
			R-	0h			

## Table 7-28. GD\_CONFIG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30	RESERVED	R	0h	Reserved
29-26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	BUCK_PS_DIS	R/W	Oh	Buck power sequencing disable 0h = Buck power sequencing is enabled 1h = Buck power sequencing is disabled
23	BUCK_CL	R/W	Oh	Buck current limit  0h = Buck regulator current limit is set to 600 mA  1h = Buck regulator current limit is set to 150 mA
22-21	BUCK_SEL	R/W	0h	Buck output voltage  0h = Buck voltage is 3.3 V  1h = Buck voltage is 5.0 V  2h = Buck voltage is 4.0 V  3h = Buck voltage is 5.7 V
20	BUCK_DIS	R/W	Oh	Buck disable  0h = Buck regulator is enabled  1h = Buck regulator is disabled
19-17	MIN_ON_TIME	R/W	Oh	Minimum ON time for low side MOSFET $0h = 0 \mu s$ $1h = Automatic based on slew rate 2h = 0.5 \mu s 3h = 0.75 \mu s 4h = 1 \mu s 5h = 1.25 \mu s 6h = 1.5 \mu s 7h = 2 \mu s$
16-13	RESERVED	R	0h	Reserved
12-0	RESERVED	R	0h	Reserved

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# 7.4 Internal\_Algorithm\_Configuration Registers

Table 7-29 lists the memory-mapped registers for the Internal\_Algorithm\_Configuration registers. All register offset addresses not listed in Table 7-29 should be considered as reserved locations and the register contents should not be modified.

Table 7-29. INTERNAL\_ALGORITHM\_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
A0h	INT_ALGO_1	Internal Algorithm Configuration1	Section 7.4.1
A2h	INT_ALGO_2	Internal Algorithm Configuration2	Section 7.4.2

Complex bit access types are encoded to fit into small table cells. Table 7-30 shows the codes that are used for access types in this section.

Access Type	Code	Description					
Read Type							
R	R	Read					
Write Type	Write Type						
W	W	Write					
Reset or Default	Reset or Default Value						
-n		Value after reset or the default value					

# 7.4.1 INT\_ALGO\_1 Register (Offset = A0h) [Reset = 00000000h]

INT\_ALGO\_1 is shown in Figure 7-23 and described in Table 7-31.

Return to the Summary Table.

Register to configure internal algorithm parameters1

## Figure 7-23. INT\_ALGO\_1 Register

		9	<b>_</b>	ALCO_I NCG	.0.0.		
31	30	29	28	27	26	25	24
PARITY	ACTIVE_BRAKE_SPEEDDEL TA_LIMIT_EXIT		SPEED_PIN_GLITCH_FILTER		FAST_ISD_EN	D_EN ISD_STOP_TIME	
R-0h	R/V	V-0h	R/W-0h		R/W-0h	R/V	V-0h
23	22	21	20	19	18	17	16
ISD_RU	N_TIME	ISD_TI	MEOUT AUTO_		_HANDOFF_MIN_BEMF		BRAKE_CURR ENT_PERSIST
R/W	R/W-0h R/W		/-0h R/W-0h		R/W-0h		R/W-0h
15	14	13	12	11	10	9	8
BRAKE_CURR ENT_PERSIST		RESERVED					
R/W-0h		R-0h					
7	6 5 4			3	2	1	0
	RESERVED REV_DRV_OPEN_LOOP_DE						P_DEC
		R-0h				R/W-0h	

## Table 7-31. INT\_ALGO\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-29	ACTIVE_BRAKE_SPEEDDELTA_LIMIT_EXIT	R/W	0h	Difference between final speed and present speed below which active braking will be stopped  0h = 2.5%  1h = 5%  2h = 7.5%  3h = 10%
28-27	SPEED_PIN_GLITCH_FIL TER	R/W	0h	Glitch filter applied on speed pin input $0h = No$ Glitch Filter $1h = 0.2 \ \mu s$ $2h = 0.5 \ \mu s$ $3h = 1.0 \ \mu s$
26	FAST_ISD_EN	R/W	Oh	Enable fast speed detection during ISD  0h = Disable fast ISD  1h = Enable fast ISD
25-24	ISD_STOP_TIME	R/W	0h	Persistence time for declaring motor is in stopped state during ISD 0h = 1 ms 1h = 5 ms 2h = 50 ms 3h = 100 ms
23-22	ISD_RUN_TIME	R/W	0h	Persistence time for declaring motor is in running state during ISD 0h = 1 ms 1h = 5 ms 2h = 50 ms 3h = 100 ms
21-20	ISD_TIMEOUT	R/W	0h	Timeout in case ISD is unable to reliably detect speed or direction 0h = 500ms 1h = 750 ms 2h = 1000 ms 3h = 2000 ms

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# Table 7-31. INT\_ALGO\_1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (continued)
19-17	AUTO_HANDOFF_MIN_B EMF	R/W	Oh	Minimum BEMF for handoff. Applicable when auto handoff is enabled.  0h = 0 mV 1h = 50 mV 2h = 100 mV 3h = 250 mV 4h = 500 mV 5h = 1000 mV 6h = 1250 mV 7h = 1500 mV
16-15	BRAKE_CURRENT_PER SIST	R/W	0h	Persistence time for current below threshold during current based ISD brake 0h = 50 ms 1h = 100 ms 2h = 250 ms 3h = 500 ms
14-3	RESERVED	R	0h	Reserved
2-0	REV_DRV_OPEN_LOOP _DEC	R/W	Oh	% of open loop acceleration to be applied during open loop deceleration in reverse drive  0h = 50%  1h = 60%  2h = 70%  3h = 80%  4h = 90%  5h = 100%  6h = 125%  7h = 150%

# 7.4.2 INT\_ALGO\_2 Register (Offset = A2h) [Reset = 00000000h]

INT\_ALGO\_2 is shown in Figure 7-24 and described in Table 7-32.

Return to the Summary Table.

Register to configure internal algorithm parameters2

#### Figure 7-24. INT ALGO 2 Register

		ı ıgc		LCC_z neg	13101		
31	30	29	28	27	26	25	24
PARITY			F	LUX_WEAK_KF	)		
R-0h				R/W-0h			
23	22	21	20	19	18	17	16
	FLUX_WEAK_KF	<b>-</b>			FLUX_WEAK_KI		
	R/W-0h				R/W-0h		
15	14	13	12	11	10	9	8
		FLUX_WEAK_KI			FLUX_WEAK_ ENABLE	CL_SLC	W_ACC
		R/W-0h			R/W-0h	R/W	/-0h
7	6	5	4	3	2	1	0
CL_SLOW_ACC ACTIVE_BRAKE			E_BUS_CURRENT	_SLEW_RATE	ISD_BEMF_FIL T_ENABLE	CIRCULAR_CU RRENT_LIMIT_ ENABLE	IPD_HIGH_RE SOLUTION_EN
R/V	V-0h		R/W-0h		R/W-0h	R/W-0h	R/W-0h

#### Table 7-32. INT\_ALGO\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	PARITY	R	0h	Parity bit
30-21	FLUX_WEAK_KP	R/W	0h	10-bit value for flux weakening loop Kp. Kp = 8LSB of 0.1 * FLUX_WEAK_KP / 10^2MSB of FLUX_WEAK_KP.
20-11	FLUX_WEAK_KI	R/W	0h	10-bit value for current Iq and Id loop Ki. Ki = 10 * 8LSB of FLUX_WEAK_KI / 10^2MSB of FLUX_WEAK_KI.
10	FLUX_WEAK_ENABLE	R/W	0h	Enable flux weakening 0h = Flux Weakening is disabled 1h = Flux Weakening is enabled
9-6	CL_SLOW_ACC	R/W	Oh	Close loop acceleration when estimator is not yet fully aligned (only in speed mode) and acceleration/deacceleration during power/speed limit (Speed mode: Hz/s Power mode: deciWatts/s Torque mode: centiA/s duty cycle mode: milliUnit/s) deciWatt: 0.1W centiA: 0.01A milliUnit: 0.001%  0h = 0.1 Hz/s 1h = 1 Hz/s 2h = 2 Hz/s 3h = 3 Hz/s 4h = 5 Hz/s 5h = 10 Hz/s 6h = 20 Hz/s 7h = 30 Hz/s 8h = 40 Hz/s 9h = 50 Hz/s Ah = 100 Hz/s Bh = 200 Hz/s Ch = 500 Hz/s Ch = 500 Hz/s Eh = 1000 Hz/s Fh = 2000 Hz/s



## Table 7-32. INT\_ALGO\_2 Register Field Descriptions (continued)

	iano i cominación						
Bit	Field	Туре	Reset	Description			
5-3	ACTIVE_BRAKE_BUS_C URRENT_SLEW_RATE	R/W	Oh	Bus current slew rate during active braking 0h = 10 A/s 1h = 50 A/s 2h = 100 A/s 3h = 250 A/s 4h = 500 A/s 5h = 1000 A/s 6h = 5000 A/s 7h = No Limit A/s			
2	ISD_BEMF_FILT_ENABL E	R/W	0h	Enable BEMF filter during ISD.  0h = Disable  1h = Enable			
1	CIRCULAR_CURRENT_L IMIT_ENABLE	R/W	0h	Configuration for ILIMIT vs. peak phase current  0h = Circular current limit is disabled: ILIMIT * sqrt(2) can be peak phase current  1h = Circular current limit is enabled: ILIMIT is peak phase current			
0	IPD_HIGH_RESOLUTION _EN	R/W	Oh	IPD high resolution enable 0h = Disable 1h = Enable			

Submit Document Feedback

## 8 RAM (Volatile) Register Map

## 8.1 Fault\_Status Registers

Table 8-1 lists the memory-mapped registers for the Fault\_Status registers. All register offset addresses not listed in Table 8-1 should be considered as reserved locations and the register contents should not be modified.

Table 8-1. FAULT\_STATUS Registers

Offset	Acronym	Register Name	Section
E0h	GATE_DRIVER_FAULT_STATUS	Fault Status Register	Section 8.1.1
E2h	CONTROLLER_FAULT_STATUS	Fault Status Register	Section 8.1.2
24Ch	EEPROM_FAULT_STATUS	EEPROM Fault Status Register	Section 8.1.3

Complex bit access types are encoded to fit into small table cells. Table 8-2 shows the codes that are used for access types in this section.

Table 8-2. Fault\_Status Access Type Codes

Access Type	Code	Description						
Read Type								
R	R	Read						
Reset or Default	Value							
-n		Value after reset or the default value						



## 8.1.1 GATE\_DRIVER\_FAULT\_STATUS Register (Offset = E0h) [Reset = 00000000h]

GATE\_DRIVER\_FAULT\_STATUS is shown in Figure 8-1 and described in Table 8-3.

Return to the Summary Table.

Status of various gate driver faults

Figure 8-1. GATE DRIVER FAULT STATUS Register

		9	· · · · — · · · · · - · ·						
31	30	29	28	27	26	25	24		
DRIVER_FAUL T	RESERVED	RESERVED	OCP	RESERVED	OVP	RESERVED	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		
23	22	21	20	19	18	17	16		
OTW	OTS	OCP_HC	OCP_LC	OCP_HB	OCP_LB	OCP_HA	OCP_LA		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		
15	14	13	12	11	10	9	8		
RESERVED	RESERVED	BUCK_OCP	BUCK_UV	VCP_UV	RESERVED	RESERVED	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		
7	6	5	4	3	2	1	0		
	RESERVED								
	R-0h								

Table 8-3. GATE\_DRIVER\_FAULT\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	DRIVER_FAULT	R	0h	Logic OR of gate driver fault status bits
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	OCP	R	Oh	Over current protection status  0h = No overcurrent condition is detected  1h = Overcurrent condition is detected
27	RESERVED	R	0h	Reserved
26	OVP	R	Oh	Supply (VM) overvoltage protection status  0h = No overvoltage condition is detected on VM  1h = Overvoltage condition is detected on VM
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	OTW	R	Oh	Overtemperature warning status 0h = No overtemperature warning is detected 1h = Overtemperature warning is detected
22	OTS	R	Oh	Overtemperature shutdown status 0h = No overtemperature shutdown is detected 1h = Overtemperature shutdown is detected
21	OCP_HC	R	Oh	Overcurrent status on high-side switch of OUTC 0h = No overcurrent detected on high-side switch of OUTC 1h = Overcurrent detected on high-side switch of OUTC
20	OCP_LC	R	Oh	Overcurrent status on low-side switch of OUTC 0h = No overcurrent detected on low-side switch of OUTC 1h = Overcurrent detected on low-side switch of OUTC
19	OCP_HB	R	Oh	Overcurrent status on high-side switch of OUTB 0h = No overcurrent detected on high-side switch of OUTB 1h = Overcurrent detected on high-side switch of OUTB
18	OCP_LB	R	0h	Overcurrent status on low-side switch of OUTB  0h = No overcurrent detected on low-side switch of OUTB  1h = Overcurrent detected on low-side switch of OUTB



## Table 8-3. GATE\_DRIVER\_FAULT\_STATUS Register Field Descriptions (continued)

	Tuble 6 of 67112_51114211_51711 GG 110glotter 1 fold 500011ptions (Sofittingou)							
Bit	Field	Type	Reset	Description				
17	OCP_HA	R	0h	Overcurrent status on high-side switch of OUTA  0h = No overcurrent detected on high-side switch of OUTA  1h = Overcurrent detected on high-side switch of OUTA				
16	OCP_LA	R	0h	Overcurrent status on low-side switch of OUTA 0h = No overcurrent detected on low-side switch of OUTA 1h = Overcurrent detected on low-side switch of OUTA				
15	RESERVED	R	0h	Reserved				
14	RESERVED	R	0h	Reserved				
13	BUCK_OCP	R	0h	Buck regulator overcurrent status 0h = No buck regulator overcurrent is detected 1h = Buck regulator overcurrent is detected				
12	BUCK_UV	R	0h	Buck regulator undervoltage status  0h = No buck regulator undervoltage is detected  1h = Buck regulator undervoltage is detected				
11	VCP_UV	R	0h	Charge pump undervoltage status 0h = No charge pump undervoltage is detected 1h = Charge pump undervoltage is detected				
10	RESERVED	R	0h	Reserved				
9	RESERVED	R	0h	Reserved				
8	RESERVED	R	0h	Reserved				
7-0	RESERVED	R	0h	Reserved				



## 8.1.2 CONTROLLER\_FAULT\_STATUS Register (Offset = E2h) [Reset = 00000000h]

CONTROLLER\_FAULT\_STATUS is shown in Figure 8-2 and described in Table 8-4.

Return to the Summary Table.

Status of various controller faults

### Figure 8-2. CONTROLLER\_FAULT\_STATUS Register

	rigate 0-2. OOKTROELER_I AGET_GTATOG Register								
31	30	29	28	27	26	25	24		
CONTROLLER _FAULT	RESERVED	IPD_FREQ_FA ULT	IPD_T1_FAULT	IPD_T2_FAULT	RESERVED	MPET_IPD_FA ULT	MPET_BEMF_ FAULT		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		
23	22	21	20	19	18	17	16		
ABN_SPEED	ABN_BEMF	NO_MTR	MTR_LCK	LOCK_LIMIT	HW_LOCK_LIM IT	MTR_UNDER_ VOLTAGE	MTR_OVER_V OLTAGE		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		
15	14	13	12	11	10	9	8		
SPEED_LOOP _SATURATION	CURRENT_LO OP_SATURATI ON	MAX_SPEED_ SATURATION	BUS_POWER_ LIMIT_SATURA TION	EEPROM_WRI TE_LOCK_SET	EEPROM_REA D_LOCK_SET	RESE	RVED		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-	0h		
7	6	5	4	3	2	1	0		
RESERVED	I2C_CRC_FAU LT_STATUS	EEPROM_ERR _STATUS	RESERVED	WATCHDOG_F AULT	RESERVED	RESERVED	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		

#### Table 8-4. CONTROLLER\_FAULT\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	CONTROLLER_FAULT	R	0h	Logic OR of controller fault status bits
30	RESERVED	R	0h	Reserved
29	IPD_FREQ_FAULT	R	0h	IPD frequency fault status
28	IPD_T1_FAULT	R	0h	IPD T1 fault status
27	IPD_T2_FAULT	R	0h	IPD T2 fault status
26	RESERVED	R	0h	Reserved
25	MPET_IPD_FAULT	R	0h	Indicates error during MPET resistance and inductance measurement
24	MPET_BEMF_FAULT	R	0h	Indicates error during MPET BEMF constant measurement
23	ABN_SPEED	R	0h	Indicates Abnormal speed motor lock condition
22	ABN_BEMF	R	0h	Indicates Abnormal BEMF motor lock condition
21	NO_MTR	R	0h	Indicates No Motor (loss of phase) fault
20	MTR_LCK	R	0h	Indicates when one of the motor lock (abnormal BEMF/speed, no motor) is triggered
19	LOCK_LIMIT	R	0h	Indicates lock current limit fault
18	HW_LOCK_LIMIT	R	0h	Indicates hardware lock current limit fault
17	MTR_UNDER_VOLTAGE	R	0h	Indicates configurable under voltage fault on VM
16	MTR_OVER_VOLTAGE	R	0h	Indicates configurable over voltage fault on VM
15	SPEED_LOOP_SATURAT ION	R	0h	Indicates speed loop saturation
14	CURRENT_LOOP_SATU RATION	R	0h	Indicates current loop saturation



## Table 8-4. CONTROLLER\_FAULT\_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
13	MAX_SPEED_SATURATI	R	0h	Indicates maximum speed limit saturation
12	BUS_POWER_LIMIT_SA TURATION	R	0h	Indicates maximum (input DC bus) power limit saturation
11	EEPROM_WRITE_LOCK _SET	R	0h	Indicates EEPROM write lock is set
10	EEPROM_READ_LOCK_ SET	R	0h	Indicates EEPROM read lock is set
9-8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	I2C_CRC_FAULT_STATU S	R	0h	Indicates CRC fault in I2C packet
5	EEPROM_ERR_STATUS	R	0h	Indicates error in EEPROM
4	RESERVED	R	0h	Reserved
3	WATCHDOG_FAULT	R	0h	Indicates watchdog timeout fault
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved



#### 8.1.3 EEPROM\_FAULT\_STATUS Register (Offset = 24Ch) [Reset = 0000h]

EEPROM\_FAULT\_STATUS is shown in Figure 8-3 and described in Table 8-5.

Return to the Summary Table.

**EEPROM Fault Status Register** 

Figure 8-3, EEPROM FAULT STATUS Register

rigule 0-0. EEI NOM_I AGEI_GIATOG Neglister										
15	14	13	12	11	10	9	8			
RESERVED										
R-0h										
7	6	5	4	3	2	1	0			
	RESERVED		EEPROM_CRC _FLT_STS	RESERVED	EEPROM_PARI TY_FLT_STS	RESERVED	RESERVED			
	R-0h		R-0h	R-0h	R-0h	R-0h	R-0h			

Table 8-5. EEPROM\_FAULT\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	EEPROM_CRC_FLT_STS	R	0h	EEPROM CRC error fault status  0h = EEPROM CRC Error fault condition is not detected  1h = EEPROM CRC Error fault condition is detected
3	RESERVED	R	0h	Reserved
2	EEPROM_PARITY_FLT_S TS	R	0h	EEPROM parity error fault status  0h = EEPROM Parity error fault condition is not detected  1h = EEPROM Parity error fault condition is detected
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

#### 8.2 System\_Status Registers

Table 8-6 lists the memory-mapped registers for the System Status registers. All register offset addresses not listed in Table 8-6 should be considered as reserved locations and the register contents should not be modified.

Table 8-6. SYSTEM\_STATUS Registers

Offset	Acronym	Register Name	Section
E4h	ALGO_STATUS	System Status Register	Section 8.2.1
E6h	MTR_PARAMS	System Status Register	Section 8.2.2
E8h	ALGO_STATUS_MPET	System Status Register	Section 8.2.3

Complex bit access types are encoded to fit into small table cells. Table 8-7 shows the codes that are used for access types in this section.

Table 8-7. System\_Status Access Type Codes

Access Type	Code	Description				
Read Type						
R	R	Read				
Reset or Default	Reset or Default Value					
-n		Value after reset or the default value				


## 8.2.1 ALGO\_STATUS Register (Offset = E4h) [Reset = 00000000h]

ALGO\_STATUS is shown in Figure 8-4 and described in Table 8-8.

Return to the Summary Table.

Status of various system and algorithm parameters

#### Figure 8-4. ALGO\_STATUS Register



#### Table 8-8. ALGO\_STATUS Register Field Descriptions

14515 5 517 (200 145 glotter 1 1514 2000) placing						
Bit	Field	Туре	Reset	Description		
31-16	VOLT_MAG	R	0h	16-bit value indicating applied modulation index. Modulation index applied = (VOLT_MAG * 100 / 32768)%		
15-4	DUTY_CMD	R	0h	12-bit value indicating input duty command in PWM/Analog/Freq mode DUTY_CMD (%) = (DUTY_CMD/4095 * 100)%.		
3	RESERVED	R	0h	Reserved		
2	SYS_ENABLE_FLAG	R	0h	1 indicates GUI can control the register 0 indicates GUI is still copying default parameters from shadow memory		
1-0	RESERVED	R	0h	Reserved		




## 8.2.2 MTR\_PARAMS Register (Offset = E6h) [Reset = 00000000h]

MTR\_PARAMS is shown in Figure 8-5 and described in Table 8-9.

Return to the Summary Table.

Status of various motor parameters

#### Figure 8-5. MTR\_PARAMS Register



#### Table 8-9. MTR\_PARAMS Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-24	MOTOR_R	R	0h	8-bit value indicating MPET measured motor resistance
23-16	MOTOR_BEMF_CONST	R	0h	8-bit value indicating MPET measured BEMF constant
15-8	MOTOR_L	R	0h	8-bit value indicating MPET measured motor inductance
7-0	RESERVED	R	0h	Reserved

#### 8.2.3 ALGO\_STATUS\_MPET Register (Offset = E8h) [Reset = 00000000h]

ALGO\_STATUS\_MPET is shown in Figure 8-6 and described in Table 8-10.

Return to the Summary Table.

Status of various MPET parameters

#### Figure 8-6. ALGO STATUS MPET Register

	rigule 0-0. ALOO_OTATOO_MILLI Register						
31	30	29	28	27	26	25	24
MPET_R_STAT US	MPET_L_STAT US	MPET_KE_STA TUS	MPET_MECH_ STATUS		MPET_PW	M_FREQ	
R-0h	R-0h	R-0h	R-0h		R-0	)h	
23	22	21	20	19	18	17	16
			RESE	RVED			
	R-0h						
15	14	13	12	11	10	9	8
			RESE	RVED			
			R-0	Oh			
7	6	5	4	3	2	1	0
	RESERVED						
			R-0	Oh			

#### Table 8-10. ALGO\_STATUS\_MPET Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	MPET_R_STATUS	R	Oh	Indicates status of resistance measurement  0h = Measurement of motor resistance during MPET routine is not completed if resistance measurement is initiated during MPET  1h = Measurement of motor resistance during MPET routine is completed
30	MPET_L_STATUS	R	Oh	Indicates status of inductance measurement  0h = Measurement of motor inductance during MPET routine is not completed if inductance measurement is initiated during MPET  1h = Measurement of motor inductance during MPET routine is completed
29	MPET_KE_STATUS	R	Oh	Indicates status of BEMF constant measurement 0h = Measurement of motor BEMF constant during MPET routine is not completed if BEMF constant measurement is initiated during MPET 1h = Measurement of motor BEMF constant during MPET routine is completed
28	MPET_MECH_STATUS	R	Oh	Indicates status of mechanical parameter measurement 0h = Auto Calculation of Speed loop Kp, Ki values during MPET routine is not completed if mechanical parameters measurement(speed loop kp,ki values) is initiated during MPET 1h = Auto Calculation of Speed loop Kp, Ki values during MPET routine is completed
27-24	MPET_PWM_FREQ	R	0h	4-bit value indicating MPET recommended PWM switching frequency based on electrical time constant. Follows same enum list as PWM_FREQ_OUT
23-0	RESERVED	R	0h	Reserved

#### 8.3 Device\_Control Registers

Table 8-11 lists the memory-mapped registers for the Device\_Control registers. All register offset addresses not listed in Table 8-11 should be considered as reserved locations and the register contents should not be modified.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



Table 8-11. DEVICE\_CONTROL Registers

Offset	Acronym	Register Name	Section
EAh	ALGO_CTRL1	Device Control Register	Section 8.3.1

Complex bit access types are encoded to fit into small table cells. Table 8-12 shows the codes that are used for access types in this section.

Table 8-12. Device\_Control Access Type Codes

Access Type	Code	Description				
Read Type						
R	R	Read				
Write Type						
W	W	Write				
Reset or Default	Reset or Default Value					
-n		Value after reset or the default value				

## 8.3.1 ALGO\_CTRL1 Register (Offset = EAh) [Reset = 00000000h]

ALGO\_CTRL1 is shown in Figure 8-7 and described in Table 8-13.

Return to the Summary Table.

Control settings

Figure 8-7. ALGO\_CTRL1 Register

	Figure 6-7. ALGO_CTRLT Register						
31	30	29	28	27	26	25	24
EEPROM_WRT	EEPROM_REA D	CLR_FLT	CLR_FLT_RET RY_COUNT	EEPROM_WRITE_ACCESS_KEY			
R/W-0h	R/W-0h	W-0h	W-0h		W-	0h	
23	22	21	20	19	18	17	16
	EEPROM_WRITE	_ACCESS_KEY		FORCED_ALIGN_ANGLE			
W-0h				R/W-0h			
15	14	13	12	11	10	9	8
FORCED_ALIGN_ANGLE					WATCHDOG_T ICKLE	RESERVED	RESERVED
R/W-0h					R/W-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED						RESERVED	
			R-0h				R-0h

Table 8-13. ALGO\_CTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	EEPROM_WRT	R/W	0h	Write the configuration from RAM/shadow to EEPROM
30	EEPROM_READ	R/W	0h	Read the default configuration from EEPROM to RAM/shadow
29	CLR_FLT	W	0h	Clears all faults
28	CLR_FLT_RETRY_COUN T	W	0h	Clears automatic fault retry count
27-20	EEPROM_WRITE_ACCE SS_KEY	W	0h	EEPROM write access key (0xA5)
19-11	FORCED_ALIGN_ANGLE	R/W	0h	9-bit value (in degrees) used during forced align state (applicable when FORCE_ALIGN_EN = 0x1) For example if FORCED_ALIGN_ANGLE value is 225 degrees then angle applied during Forced Align will be 225 degrees, similarly if FORCED_ALIGN_ANGLE value is 395 degrees then angle applied during Forced Align will be 395%360 which is 35 degrees Angle applied = (FORCED_ALIGN_ANGLE % 360)deg
10	WATCHDOG_TICKLE	R/W	Oh	RAM bit to tickle watchdog in I2C mode. 0x1 should be written to this bit by external controller every EXT_WDT_CFG. Device will reset this bit to 0x0.
9	RESERVED	R	0h	Reserved
8-1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

## 8.4 Algorithm\_Control Registers

Table 8-14 lists the memory-mapped registers for the Algorithm\_Control registers. All register offset addresses not listed in Table 8-14 should be considered as reserved locations and the register contents should not be modified.



Table 8-14. ALGORITHM CONTROL Registers

Offset	Acronym	Register Name	Section				
ECh	ALGO_DEBUG1	Algorithm Control Register	Section 8.4.1				
EEh	ALGO_DEBUG2	Algorithm Control Register	Section 8.4.2				
F0h	CURRENT_PI	Current PI Controller used	Section 8.4.3				
F2h	SPEED_PI	Speed PI controller used	Section 8.4.4				
F4h	DAC_1	DAC1 Control Register	Section 8.4.5				
F6h	DAC_2	DAC2 Control Register	Section 8.4.6				
F8h	EEPROM_SECURITY	EEPROM Security Control Register	Section 8.4.7				

Complex bit access types are encoded to fit into small table cells. Table 8-15 shows the codes that are used for access types in this section.

Table 8-15. Algorithm\_Control Access Type Codes

Access Type	Code	Description				
Read Type						
R	R	Read				
Write Type						
W	W	Write				
Reset or Default	Reset or Default Value					
-n		Value after reset or the default value				

## 8.4.1 ALGO\_DEBUG1 Register (Offset = ECh) [Reset = 00000000h]

ALGO\_DEBUG1 is shown in Figure 8-8 and described in Table 8-16.

Return to the Summary Table.

Algorithm control register for debug

#### Figure 8-8. ALGO DEBUG1 Register

		ı ıguı	e 6-6. ALGO_	DEDOO! We	Jistei				
31	30	29	28	27	26	25	24		
OVERRIDE			DIG	GITAL_SPEED_C	ΓRL				
R/W-0h		R/W-0h							
23	22	21	20	19	18	17	16		
	DIGITAL_SPEED_CTRL								
	R/W-0h								
15	14	13	12	11	10	9	8		
CLOSED_LOO P_DIS	FORCE_ALIGN _EN	FORCE_SLOW _FIRST_CYCL E_EN	FORCE_IPD_E N	FORCE_ISD_E N	FORCE_ALIGN _ANGLE_SRC_ SEL	RESE	ERVED		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R	-0h		
7	6	5	4	3	2	1	0		
	RESERVED								
R-0h									

## Table 8-16. ALGO\_DEBUG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	OVERRIDE	R/W	0h	Use to control the reference input mode. If OVERRIDE = 0x1, speed command can be written by the user through I2C interface irrespective of SPEED_MODE setting.  0h = SPEED_CMD using Analog/PWM/Frequency mode 1h = SPEED_CMD using DIGITAL_SPEED_CTRL
30-16	DIGITAL_SPEED_CTRL	R/W	0h	Reference input when OVERRIDE is set 0x1 or SPEED_MODE is set to 0x2. Reference input = (DIGITAL_SPEED_CTRL/32768 *100)%
15	CLOSED_LOOP_DIS	R/W	0h	Use to disable closed loop operation  0h = Enable closed Loop  1h = Disable closed loop, motor commutation in open loop
14	FORCE_ALIGN_EN	R/W	Oh	Enable force align state  0h = Disable force align state  1h = Enable force align state, device stays in align state if  MTR_STARTUP is selected as ALIGN or DOUBLE ALIGN
13	FORCE_SLOW_FIRST_C YCLE_EN	R/W	Oh	Enable force slow first cycle  0h = Disable force slow first Cycle state  1h = Enable force slow first cycle state, device stays in slow first cycle state if MTR_STARTUP is selected as SLOW FIRST CYCLE
12	FORCE_IPD_EN	R/W	Oh	Enable force IPD  0h = Disable force IPD state  1h = Enable force IPD state, device stays in IPD state if  MTR_STARTUP is selected as IPD
11	FORCE_ISD_EN	R/W	Oh	Enable force ISD  0h = Disable force ISD state  1h = Enable force ISD state, device stays in ISD state if ISD_EN is set
10	FORCE_ALIGN_ANGLE_ SRC_SEL	R/W	0h	Select force align angle source  0h = Force align angle defined by ALIGN_ANGLE  1h = Force align angle defined by FORCED_ALIGN_ANGLE



## Table 8-16. ALGO\_DEBUG1 Register Field Descriptions (continued)

		_		,
Bit	Field	Туре	Reset	Description
9-0	RESERVED	R	0h	Reserved

## 8.4.2 ALGO\_DEBUG2 Register (Offset = EEh) [Reset = 00000000h]

ALGO\_DEBUG2 is shown in Figure 8-9 and described in Table 8-17.

Return to the Summary Table.

Algorithm control register for debug

#### Figure 8-9. ALGO DEBUG2 Register

rigate of the ALGO_BEBOOL Register									
31	30	29	28	27	26	25	24		
RESERVED	FORCE_RE	CIRCULATE_STO	P_SECTOR	FORCE_RECIR CULATE_STOP _EN	CURRENT_LO OP_DIS	FORCE_VD_CL D	IRRENT_LOOP_ IS		
R-0h		R/W-0h			R/W-0h	R/V	V-0h		
23	22	21	20	19	18	17	16		
	FORCE_VD_CURRENT_LOOP_DIS								
	R/W-0h								
15	14	13	12	11	10	9	8		
		F	ORCE_VQ_CUR	RENT_LOOP_DIS	3				
			R/V	V-0h					
7	6	5	4	3	2	1	0		
FORCE_VQ_CU D	IRRENT_LOOP_ IS	MPET_CMD	MPET_R	MPET_L	MPET_KE	MPET_MECH	MPET_WRITE_ SHADOW		
R/W	V-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h		

#### Table 8-17. ALGO DEBUG2 Register Field Descriptions

Pit Field Type Peget Description							
Bit	Field	Туре	Reset	Description			
31	RESERVED	R	0h	Reserved			
30-28	FORCE_RECIRCULATE_ STOP_SECTOR	R/W	Oh	Select the specific sector for recirculation stop if FORCE_RECIRCULATE_STOP_EN is set to 0x1 0h = The last sector before stop condition 1h = Sector1 2h = Sector2 3h = Sector3 4h = Sector4 5h = Sector5 6h = Sector6 7h = The last sector before stop condition			
27	FORCE_RECIRCULATE_ STOP_EN	R/W	Oh	Enable force recirculate stop  0h = Enable force recirculate stop  1h = Disable force recirculate stop			
26	CURRENT_LOOP_DIS	R/W	0h	Use to control the FORCE_VD_CURRENT_LOOP_DIS and FORCE_VQ_CURRENT_LOOP_DIS. If CURRENT_LOOP_DIS = 0x1, Current loop and speed loop are disabled 0h = Enable current loop 1h = Disable current loop			
25-16	FORCE_VD_CURRENT_ LOOP_DIS	R/W	Oh	Sets Vd when current loop speed loop are disabled If CURRENT_LOOP_DIS = 0b1, then Vd is control using FORCE_VD_CURRENT_LOOP_DIS mdRef = (FORCE_VD_CURRENT_LOOP_DIS /500) if FORCE_VD_CURRENT_LOOP_DIS < 500 (FORCE_VD_CURRENT_LOOP_DIS - 1024)/500 if FORCE_VD_CURRENT_LOOP_DIS > 512 Valid values: 0 to 500 and 512 to 1000			

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



## Table 8-17. ALGO\_DEBUG2 Register Field Descriptions (continued)

D'4				Descriptions (continued)
Bit	Field	Туре	Reset	Description
15-6	FORCE_VQ_CURRENT_ LOOP_DIS	R/W	Oh	Sets Vq when current loop speed loop are disabled If CURRENT_LOOP_DIS = 0b1, then Vq is control using FORCE_VQ_CURRENT_LOOP_DIS mqRef = (FORCE_VQ_CURRENT_LOOP_DIS /500) if FORCE_VQ_CURRENT_LOOP_DIS < 500 (FORCE_VQ_CURRENT_LOOP_DIS - 1024)/500 if FORCE_VQ_CURRENT_LOOP_DIS > 512 Valid values: 0 to 500 and 512 to 1000
5	MPET_CMD	W	0h	Initiates motor parameter measurement (MPET) routine when set to 0x1
4	MPET_R	W	Oh	Enables motor resistance measurement during motor parameter measurement routine  0h = Disables Motor Resistance measurement during motor parameter measurement routine  1h = Enable Motor Resistance measurement during motor parameter measurement routine
3	MPET_L	W	Oh	Enables motor inductance measurement during motor parameter measurement routine  0h = Disables Motor Inductance measurement during motor parameter measurement routine  1h = Enable Motor Inductance measurement during motor parameter measurement routine
2	MPET_KE	W	Oh	Enables motor BEMF constant measurement during motor parameter measurement routine  Oh = Disables Motor BEMF constant measurement during motor parameter measurement routine  1h = Enable Motor BEMF constant measurement during motor parameter measurement routine
1	MPET_MECH	W	Oh	Enables motor mechanical parameter measurement during motor parameter measurement routine  0h = Disables Motor mechanical parameter measurement during motor parameter measurement routine  1h = Enable Motor mechanical parameter measurement during motor parameter measurement routine
0	MPET_WRITE_SHADOW	W	0h	Write measured parameters to shadow register when set to 0x1

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




# 8.4.3 CURRENT\_PI Register (Offset = F0h) [Reset = 00000000h]

CURRENT\_PI is shown in Figure 8-10 and described in Table 8-18.

Return to the Summary Table.

Current PI controller used

#### Figure 8-10. CURRENT\_PI Register



## Table 8-18. CURRENT\_PI Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-16	CURRENT_LOOP_KI	R	0h	10 bit value for current loop Ki Same Scaling as CURR_LOOP_KI
15-0	CURRENT_LOOP_KP	R	0h	10 bit value for current loop Kp Same Scaling as CURR_LOOP_KP

Copyright © 2025 Texas Instruments Incorporated




#### 8.4.4 SPEED\_PI Register (Offset = F2h) [Reset = 00000000h]

SPEED\_PI is shown in Figure 8-11 and described in Table 8-19.

Return to the Summary Table.

Speed PI controller used

#### Figure 8-11. SPEED\_PI Register



#### Table 8-19. SPEED\_PI Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-16	SPEED_LOOP_KI	R	0h	10 bit value for Speed loop Ki Same Scaling as SPD_LOOP_KI
15-0	SPEED_LOOP_KP	R	0h	10 bit value for Speed loop Kp Same Scaling as SPD_LOOP_KP


## 8.4.5 DAC\_1 Register (Offset = F4h) [Reset = 00110000h]

DAC\_1 is shown in Figure 8-12 and described in Table 8-20.

Return to the Summary Table.

**DAC1 Control Register** 

#### Figure 8-12. DAC\_1 Register



#### Table 8-20. DAC\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-21	RESERVED	R	0h	Reserved
20-17	DACOUT1_ENUM_SCALI NG	R/W	8h	Multiplication Factor for DACOUT1 Algorithm Variable extracted from the address contained in DACOUT1_VAR_ADDR multiplied with 2DACOUT1_ENUM_SCALING. DACOUT1_ENUM_SCALING comes into effect only if DACOUT1_SCALING is 0x0
16-13	DACOUT1_SCALING	R/W	8h	Scaling factor for DACOUT1 Algorithm Variable extracted from the address contained in DACOUT1_VAR_ADDR scaled with DACOUT1_SCALING. Actual voltage depends on DACOUT1_UNIPOLAR. If DACOUT1_UNIPOLAR = 0x1, Actual Value= ((DAC Voltage*Base Value))/((3* DACOUT1_SCALING))  If DACOUT1_UNIPOLAR = 0x0, Actual Value= (((DAC Voltage-1.5)*Base Value))/((1.5* DACOUT1_SCALING))  Base Current is 10/8 A, Base Speed is MAX_SPEED in Hz, Base Voltage for DC Bus Voltage is 60V, Base voltage for phase voltages is 60V/Sqrt(3) Note: For currents recommended DACOUT1_SCALING is 2/8, for Voltages 8/8 and for Speed 7/8  Oh = Treated s Enum with max value being 31  The 1 / 8  The 1 / 8  The 2 / 8  The 3 / 8  The 4 / 8  The 5 / 8  The 6 / 8  The 7 / 8  The 8 / 8  The 9 / 8  The 10 / 8  The 11 / 8  The 11 / 8  The 12 / 8  The 13 / 8  The 14 / 8  The 14 / 8  The 15 / 8



## Table 8-20. DAC\_1 Register Field Descriptions (continued)

		_	- 5	
Bit	Field	Туре	Reset	Description
12	DACOUT1_UNIPOLAR	R/W	Oh	Configures output of DACOUT1 If DACOUT1_UNIPOLAR = 0x1, Actual Value= ((DAC1 Voltage*Base Value) )/((3* DACOUT1_SCALING)) If DACOUT1_UNIPOLAR = 0x0, Actual Value= (((DAC2 Voltage-1.5)*Base Value) )/((1.5* DACOUT1_SCALING)) Base Current is 10/8 A, Base Speed is MAX_SPEED in Hz, Base Voltage for DC Bus Voltage is 60V, Base voltage for phase voltages is 60V/Sqrt(3) 0h = Bipolar (Offset of 1.5 V) 1h = Unipolar (No Offset)
11-0	DACOUT1_VAR_ADDR	R/W	0h	12-bit address of variable to be monitored on DACOUT1




## 8.4.6 DAC\_2 Register (Offset = F6h) [Reset = 00XX0000h]

DAC\_2 is shown in Figure 8-13 and described in Table 8-21.

Return to the Summary Table.

**DAC2 Control Register** 

#### Figure 8-13. DAC\_2 Register



#### Table 8-21. DAC\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-19	DACOUT2_ENUM_SCALI NG	R/W	Xh	Multiplication Factor for DACOUT2 Algorithm Variable extracted from the address contained in DACOUT2_VAR_ADDR multiplied with 2DACOUT2_ENUM_SCALING. DACOUT2_ENUM_SCALING comes into effect only if DACOUT2_SCALING is 0x0
18-15	DACOUT2_SCALING	R/W	8h	Scaling factor for DACOUT2 Algorithm Variable extracted from the address contained in DACOUT2_VAR_ADDR scaled with DACOUT2_SCALING. Actual voltage depends on DACOUT2_UNIPOLAR. If DACOUT2_UNIPOLAR = 0x1, Actual Value= ((DAC2 Voltage*Base Value))/((3* DACOUT2_SCALING)) If DACOUT2_UNIPOLAR = 0x0, Actual Value= (((DAC2 Voltage-1.5)*Base Value))/((1.5* DACOUT2_SCALING)) Base Current is 10/8 A, Base Speed is MAX_SPEED in Hz, Base Voltage for DC Bus Voltage is 60V, Base voltage for phase voltages is 60V/ Sqrt(3) Note: For currents recommended DACOUT1_SCALING is 2/8, for Voltages 8/8 and for Speed information 7/8 0h = Treated s Enum with max value being 31 1h = 1 / 8 2h = 2 / 8 3h = 3 / 8 4h = 4 / 8 5h = 5 / 8 6h = 6 / 8 7h = 7 / 8 8h = 8 / 8 9h = 9 / 8 Ah = 10 / 8 Bh = 11 / 8 Ch = 12 / 8 Dh = 13 / 8 Eh = 14 / 8 Fh = 15 / 8



## Table 8-21. DAC\_2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
14	DACOUT2_UNIPOLAR	R/W	Oh	Configures output of DACOUT2 If DACOUT2_UNIPOLAR = 0x1, Actual Value= ((DAC2 Voltage*Base Value) )/((3* DACOUT2_SCALING)) If DACOUT2_UNIPOLAR = 0x0, Actual Value= (((DAC2 Voltage-1.5)*Base Value) )/((1.5* DACOUT2_SCALING)) Base Current is 10/8 A, Base Speed is MAX_SPEED in Hz, Base Voltage for DC Bus Voltage is 60V, Base voltage for phase voltages is 60V/Sqrt(3) Note: For currents recommended DACOUT1_SCALING is 2/8, for Voltages 8/8 and for Speed information 7/8 0h = Bipolar (Offset of 1.5 V) 1h = Unipolar (No Offset)
13-0	DACOUT2_VAR_ADDR	R/W	0h	14-bit address of variable to be monitored on DACOUT2

#### 8.4.7 EEPROM\_SECURITY Register (Offset = F8h) [Reset = 0000h]

EEPROM\_SECURITY is shown in Figure 8-14 and described in Table 8-22.

Return to the Summary Table.

**EEPROM Security Control Register** 

#### Figure 8-14. EEPROM\_SECURITY Register

		9					
15	14	13	12	11	10	9	8
RESERVED			U	SER_EEPROM_K	EY		
R-0h	R/W-0h						
7	6	5	4	3	2	1	0
	USER_EEPROM_KEY						
	R/W-0h						

Table 8-22. EEPROM\_SECURITY Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESERVED	R	0h	Reserved
14-0	USER_EEPROM_KEY	R/W		User input key to unlock EEPROM for read/writes. Value in EEPROM_LOCK_KEY should be written here for unlocking EEPROM when EEPROM_LOCK_MODE = 0x1, 0x2

#### 8.5 Algorithm\_Variables Registers

Table 8-23 lists the memory-mapped registers for the Algorithm\_Variables registers. All register offset addresses not listed in Table 8-23 should be considered as reserved locations and the register contents should not be modified.

Table 8-23. ALGORITHM\_VARIABLES Registers

Offset	Acronym	Register Name	Section
18Eh	ALGORITHM_STATE	Current Algorithm State Register	Section 8.5.1
194h	FG_SPEED_FDBK	FG Speed Feedback Register	Section 8.5.2
40Ch	BUS_CURRENT	Calculated DC Bus Current Register	Section 8.5.3
444h	PHASE_CURRENT_A	Measured Current on Phase A Register	Section 8.5.4
446h	PHASE_CURRENT_B	Measured Current on Phase B Register	Section 8.5.5
448h	PHASE_CURRENT_C	Measured Current on Phase C Register	Section 8.5.6
46Ah	IMAG_SQR	Square value of Motor phase peak current	Section 8.5.7
46Ch	CSA_GAIN_FEEDBACK	CSA Gain Register	Section 8.5.8
477h	VOLTAGE_GAIN_FEEDBACK	Voltage Gain Register	Section 8.5.9
47Ch	VM_VOLTAGE	VM Voltage Register	Section 8.5.10
484h	PHASE_VOLTAGE_VA	Phase A Voltage Register	Section 8.5.11
486h	PHASE_VOLTAGE_VB	Phase B Voltage Register	Section 8.5.12
488h	PHASE_VOLTAGE_VC	Phase C Voltage Register	Section 8.5.13
4BCh	SIN_COMMUTATION_ANGLE	Sine of Commutation Angle	Section 8.5.14
4BEh	COS_COMMUTATION_ANGLE	Cosine of Commutation Angle	Section 8.5.15
4DCh	IALPHA	IALPHA Current Register	Section 8.5.16
4DEh	IBETA	IBETA Current Register	Section 8.5.17
4E0h	VALPHA	VALPHA Voltage Register	Section 8.5.18
4E2h	VBETA	VBETA Voltage Register	Section 8.5.19
4ECh	ID	Measured d-axis Current Register	Section 8.5.20
4EEh	IQ	Measured q-axis Current Register	Section 8.5.21

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



Table 8-23. ALGORITHM\_VARIABLES Registers (continued)

Offset	Acronym	Register Name	Section
4F0h	VD	VD Voltage Register	Section 8.5.22
4F2h	VQ	VQ Voltage Register	Section 8.5.23
52Ah	IQ_REF_ROTOR_ALIGN	Align Current Reference	Section 8.5.24
540h	SPEED_REF_OPEN_LOOP	Open Loop Speed Register	Section 8.5.25
550h	IQ_REF_OPEN_LOOP	Open Loop Current Reference	Section 8.5.26
5D2h	SPEED_REF_CLOSED_LOOP	Speed Reference Register	Section 8.5.27
612h	ID_REF_CLOSED_LOOP	Reference for Current Loop Register	Section 8.5.28
614h	IQ_REF_CLOSED_LOOP	Reference for Current Loop Register	Section 8.5.29
6AEh	ISD_STATE	ISD State Register	Section 8.5.30
6B8h	ISD_SPEED	ISD Speed Register	Section 8.5.31
6EAh	IPD_STATE	IPD State Register	Section 8.5.32
72Eh	IPD_ANGLE	Calculated IPD Angle Register	Section 8.5.33
772h	ED	Estimated BEMF EQ Register	Section 8.5.34
774h	EQ	Estimated BEMF ED Register	Section 8.5.35
782h	SPEED_FDBK	Speed Feedback Register	Section 8.5.36
786h	THETA_EST	Estimated rotor Position Register	Section 8.5.37

Complex bit access types are encoded to fit into small table cells. Table 8-24 shows the codes that are used for access types in this section.

Table 8-24. Algorithm\_Variables Access Type Codes

Access Type	Code	Description		
Read Type				
R	R	Read		
Reset or Default	Value			
-n		Value after reset or the default value		



## 8.5.1 ALGORITHM\_STATE Register (Offset = 18Eh) [Reset = 0000h]

ALGORITHM\_STATE is shown in Figure 8-15 and described in Table 8-25.

Return to the Summary Table.

Current Algorithm State Register

#### Figure 8-15. ALGORITHM\_STATE Register




Table 8-25. ALGORITHM\_STATE Register Field Descriptions

				TE Register Field Descriptions
Bit	Field	Type	Reset	Description
15-0	ALGORITHM_STATE	R	Oh	16-bit value indicating current state of device  0h = MOTOR_IDLE  1h = MOTOR_ISD  2h = MOTOR_TRISTATE  3h = MOTOR_BRAKE_ON_START  4h = MOTOR_IPD  5h = MOTOR_SLOW_FIRST_CYCLE  6h = MOTOR_ALIGN  7h = MOTOR_OPEN_LOOP  8h = MOTOR_CLOSED_LOOP_UNALIGNED  9h = MOTOR_CLOSED_LOOP_ACTIVE_BRAKING  Bh = MOTOR_SOFT_STOP  Ch = MOTOR_BRAKE_ON_STOP  Eh = MOTOR_BRAKE_ON_STOP  Eh = MOTOR_FAULT  Fh = MOTOR_MPET_MOTOR_STOP_CHECK  10h = MOTOR_MPET_MOTOR_STOP_WAIT  11h = MOTOR_MPET_MOTOR_BRAKE  12h = MOTOR_MPET_ALGORITHM_PARAMETERS_INIT  13h = MOTOR_MPET_K_MEASURE  14h = MOTOR_MPET_K_MEASURE  15h = MOTOR_MPET_STALL_CURRENT_MEASURE  16h = MOTOR_MPET_TORQUE_MODE  17h = MOTOR_MPET_TONE  18h = MOTOR_MPET_FAULT




## 8.5.2 FG\_SPEED\_FDBK Register (Offset = 194h) [Reset = 00000000h]

FG\_SPEED\_FDBK is shown in Figure 8-16 and described in Table 8-26.

Return to the Summary Table.

Speed Feedback from FG

#### Figure 8-16. FG\_SPEED\_FDBK Register



#### Table 8-26. FG\_SPEED\_FDBK Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	FG_SPEED_FDBK	R		32-bit value indicating absolute (unsigned) value of estimated motor speed based on FG Estimated Motor Speed (in Hz) = (FG_SPEED_FDBK / 2 <sup>27</sup> ) * MAX_SPEED (in Hz)




## 8.5.3 BUS\_CURRENT Register (Offset = 40Ch) [Reset = 00000000h]

BUS\_CURRENT is shown in Figure 8-17 and described in Table 8-27.

Return to the Summary Table.

Calculated Supply Current Register

#### Figure 8-17. BUS\_CURRENT Register



## Table 8-27. BUS\_CURRENT Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	BUS_CURRENT	R		32-bit signed value indicating DC bus current. Negative value represented in two's complement. DC bus Current (in Amps) = (BUS_CURRENT / 2 <sup>27</sup> ) * 10/8

Copyright © 2025 Texas Instruments Incorporated



#### 8.5.4 PHASE\_CURRENT\_A Register (Offset = 444h) [Reset = 00000000h]

PHASE\_CURRENT\_A is shown in Figure 8-18 and described in Table 8-28.

Return to the Summary Table.

Measured current on Phase A Register

#### Figure 8-18. PHASE\_CURRENT\_A Register




Table 8-28. PHASE\_CURRENT\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_CURRENT_A	R		32-bit signed value indicating measured continuous Phase A current. Negative value represented in two's complement. Phase A current (in Amps) = (PHASE_CURRENT_A / 2 <sup>27</sup> ) * 10/8



#### 8.5.5 PHASE\_CURRENT\_B Register (Offset = 446h) [Reset = 00000000h]

PHASE\_CURRENT\_B is shown in Figure 8-19 and described in Table 8-29.

Return to the Summary Table.

Measured current on Phase B Register

#### Figure 8-19. PHASE\_CURRENT\_B Register




Table 8-29. PHASE\_CURRENT\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_CURRENT_B	R		32-bit signed value indicating measured continuous Phase B current. Negative value represented in two's complement. Phase B current (in Amps) = (PHASE_CURRENT_B / 2 <sup>27</sup> ) * 10/8

Copyright © 2025 Texas Instruments Incorporated



## 8.5.6 PHASE\_CURRENT\_C Register (Offset = 448h) [Reset = 00000000h]

PHASE\_CURRENT\_C is shown in Figure 8-20 and described in Table 8-30.

Return to the Summary Table.

Measured current on Phase C Register

#### Figure 8-20. PHASE\_CURRENT\_C Register




Table 8-30. PHASE\_CURRENT\_C Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_CURRENT_C	R		32-bit signed value indicating measured continuous Phase C current. Negative value represented in two's complement. Phase C current (in Amps) = (PHASE_CURRENT_C / 2 <sup>27</sup> ) * 10/8




## 8.5.7 IMAG\_SQR Register (Offset = 46Ah) [Reset = 00000000h]

IMAG\_SQR is shown in Figure 8-21 and described in Table 8-31.

Return to the Summary Table.

Square value of Motor phase peak current

#### Figure 8-21. IMAG\_SQR Register



## Table 8-31. IMAG\_SQR Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IMAG_SQR	R		32-bit value indicating square value of motor phase peak current.  Motor phase peak current (in A) = sqrt(IMAG_SQR/2 <sup>27</sup> )*10

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



## 8.5.8 CSA\_GAIN\_FEEDBACK Register (Offset = 46Ch) [Reset = 0000h]

CSA\_GAIN\_FEEDBACK is shown in Figure 8-22 and described in Table 8-32.

Return to the Summary Table.

VM Voltage Register

Figure 8-22. CSA\_GAIN\_FEEDBACK Register




Table 8-32. CSA\_GAIN\_FEEDBACK Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	CSA_GAIN_FEEDBACK	R	0h	16-bit value indicating current sense gain. MIN_CSA_GAIN = 0.15V/A 0h = MIN_CSA_GAIN * 8 1h = MIN_CSA_GAIN * 4 2h = MIN_CSA_GAIN * 2 3h = MIN_CSA_GAIN * 1




# 8.5.9 VOLTAGE\_GAIN\_FEEDBACK Register (Offset = 477h) [Reset = 0000h]

VOLTAGE\_GAIN\_FEEDBACK is shown in Figure 8-23 and described in Table 8-33.

Return to the Summary Table.

Voltage Gain Register

#### Figure 8-23. VOLTAGE\_GAIN\_FEEDBACK Register



#### Table 8-33. VOLTAGE\_GAIN\_FEEDBACK Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	VOLTAGE_GAIN_FEEDB ACK	R	0h	16-bit value indicating voltage gain 0h = 40V 1h = 30V 2h = 15V

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




## 8.5.10 VM\_VOLTAGE Register (Offset = 47Ch) [Reset = 00000000h]

VM\_VOLTAGE is shown in Figure 8-24 and described in Table 8-34.

Return to the Summary Table.

Supply voltage register

#### Figure 8-24. VM\_VOLTAGE Register



#### Table 8-34. VM\_VOLTAGE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VM_VOLTAGE	R		32-bit value indicating DC bus voltage DC Bus Voltage (in Volts) = VM_VOLTAGE * 60 / 2 <sup>27</sup>



# 8.5.11 PHASE\_VOLTAGE\_VA Register (Offset = 484h) [Reset = 00000000h]

PHASE\_VOLTAGE\_VA is shown in Figure 8-25 and described in Table 8-35.

Return to the Summary Table.

Phase A Voltage Register

#### Figure 8-25. PHASE\_VOLTAGE\_VA Register




Table 8-35. PHASE\_VOLTAGE\_VA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_VOLTAGE_VA	R		32-bit signed value indicating measured A phase voltage during ISD. Negative value represented in two's complement. Phase A voltage (in Volts) = PHASE_VOLTAGE_VA * 60 / (sqrt(3) * 2 <sup>27</sup> )



## 8.5.12 PHASE\_VOLTAGE\_VB Register (Offset = 486h) [Reset = 00000000h]

PHASE\_VOLTAGE\_VB is shown in Figure 8-26 and described in Table 8-36.

Return to the Summary Table.

Phase B Voltage Register

## Figure 8-26. PHASE\_VOLTAGE\_VB Register




Table 8-36. PHASE\_VOLTAGE\_VB Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_VOLTAGE_VB	R		32-bit signed value indicating measured B phase voltage during ISD. Negative value represented in two's complement. Phase B voltage (in Volts) = PHASE_VOLTAGE_VB * 60 / (sqrt(3) * 2 <sup>27</sup> )



# 8.5.13 PHASE\_VOLTAGE\_VC Register (Offset = 488h) [Reset = 00000000h]

PHASE\_VOLTAGE\_VC is shown in Figure 8-27 and described in Table 8-37.

Return to the Summary Table.

Phase C Voltage Register

#### Figure 8-27. PHASE\_VOLTAGE\_VC Register




Table 8-37. PHASE\_VOLTAGE\_VC Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	PHASE_VOLTAGE_VC	R		32-bit signed value indicating measured C phase voltage during ISD. Negative value represented in two's complement. Phase C voltage (in Volts) = PHASE_VOLTAGE_VC * 60 / (sqrt(3) * 2 <sup>27</sup> )

Copyright © 2025 Texas Instruments Incorporated




## 8.5.14 SIN\_COMMUTATION\_ANGLE Register (Offset = 4BCh) [Reset = 00000000h]

SIN\_COMMUTATION\_ANGLE is shown in Figure 8-28 and described in Table 8-38.

Return to the Summary Table.

Sine of Commutation Angle

#### Figure 8-28. SIN\_COMMUTATION\_ANGLE Register



#### Table 8-38. SIN\_COMMUTATION\_ANGLE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SIN_COMMUTATION_AN GLE	R		32-bit signed value indicating sine of rotor Angle. Negative value represented in two's complement. sin(rotor angle) = (SIN_COMMUTATION_ANGLE / 2 <sup>27</sup> )




## 8.5.15 COS\_COMMUTATION\_ANGLE Register (Offset = 4BEh) [Reset = 00000000h]

COS\_COMMUTATION\_ANGLE is shown in Figure 8-29 and described in Table 8-39.

Return to the Summary Table.

Cosine of Commutation Angle

## Figure 8-29. COS\_COMMUTATION\_ANGLE Register



#### Table 8-39. COS\_COMMUTATION\_ANGLE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	COS_COMMUTATION_A NGLE	R		32-bit signed value indicating cosine of rotor angle. Negative value represented in two's complement. cos(rotor angle) = (COS_COMMUTATION_ANGLE / 2 <sup>27</sup> )




#### 8.5.16 IALPHA Register (Offset = 4DCh) [Reset = 00000000h]

IALPHA is shown in Figure 8-30 and described in Table 8-40.

Return to the Summary Table.

IALPHA Current Register

#### Figure 8-30. IALPHA Register



#### Table 8-40. IALPHA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IALPHA	R		32-bit signed value indicating phase current in alpha- beta domain. Negative value represented in two's complement. IAlpha (in Amps) = $(IALPHA / 2^{27}) * 10/8$




# 8.5.17 IBETA Register (Offset = 4DEh) [Reset = 00000000h]

IBETA is shown in Figure 8-31 and described in Table 8-41.

Return to the Summary Table.

IBETA Current Register

# Figure 8-31. IBETA Register



# **Table 8-41. IBETA Register Field Descriptions**

Bit	Field	Туре	Reset	Description
31-0	IBETA	R		32-bit signed value indicating phase current in alpha- beta domain. Negative value represented in two's complement. IBeta (in Amps) = $(IBETA / 2^{27}) * 10/8$

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




#### 8.5.18 VALPHA Register (Offset = 4E0h) [Reset = 00000000h]

VALPHA is shown in Figure 8-32 and described in Table 8-42.

Return to the Summary Table.

VALPHA Voltage Register

#### Figure 8-32. VALPHA Register



# Table 8-42, VALPHA Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VALPHA	R	0h	32-bit signed value indicating applied phase voltage in alpha-beta domain VAlpha (in Volts) = (VALPHA / 2 <sup>27</sup> ) * 60 / sqrt(3)




# 8.5.19 VBETA Register (Offset = 4E2h) [Reset = 00000000h]

VBETA is shown in Figure 8-33 and described in Table 8-43.

Return to the Summary Table.

VBETA Voltage Register

# Figure 8-33. VBETA Register



# **Table 8-43. VBETA Register Field Descriptions**

Bit	Field	Туре	Reset	Description
31-0	VBETA	R		32-bit signed value indicating applied phase voltage in alpha-beta domain. Negative value represented in two's complement. VBeta (in Volts)) = (VBETA / 2 <sup>27</sup> ) * 60 / sqrt(3)

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




# 8.5.20 ID Register (Offset = 4ECh) [Reset = 00000000h]

ID is shown in Figure 8-34 and described in Table 8-44.

Return to the Summary Table.

Measured d-axis Current Register

## Figure 8-34. ID Register



# Table 8-44. ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	ID	R		32-bit signed value indicating d-axis(flux component) phase current in d-q domain. Negative value represented in two's complement. Flux component phase current (in Amps) = (ID / $2^{27}$ ) * 10/8




# 8.5.21 IQ Register (Offset = 4EEh) [Reset = 00000000h]

IQ is shown in Figure 8-35 and described in Table 8-45.

Return to the Summary Table.

Measured q-axis Current Register

#### Figure 8-35. IQ Register



#### Table 8-45. IQ Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ	R		32-bit signed value indicating q-axis(torque component) phase current in d-q domain. Negative value represented in two's complement. Torque component phase current (in Amps) = (IQ / $2^{27}$ ) * 10/8

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




# 8.5.22 VD Register (Offset = 4F0h) [Reset = 00000000h]

VD is shown in Figure 8-36 and described in Table 8-46.

Return to the Summary Table.

VD Voltage Register

#### Figure 8-36. VD Register



## Table 8-46. VD Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VD	R		32-bit signed value indicating applied phase voltage in d-q domain. Negative value represented in two's complement. Vd (in Volts) = $(VD/2^{27}) * 60 / \text{sqrt}(3)$




# 8.5.23 VQ Register (Offset = 4F2h) [Reset = 00000000h]

VQ is shown in Figure 8-37 and described in Table 8-47.

Return to the Summary Table.

VQ Voltage Register

#### Figure 8-37. VQ Register



# Table 8-47. VQ Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	VQ	R		32-bit signed value indicating applied phase voltage in d-q domain. Negative value represented in two's complement. Vq (in Volts) = $(VQ / 2^{27}) * 60 / sqrt(3)$

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




## 8.5.24 IQ\_REF\_ROTOR\_ALIGN Register (Offset = 52Ah) [Reset = 00000000h]

IQ\_REF\_ROTOR\_ALIGN is shown in Figure 8-38 and described in Table 8-48.

Return to the Summary Table.

Align Current Reference

#### Figure 8-38. IQ\_REF\_ROTOR\_ALIGN Register



#### Table 8-48. IQ\_REF\_ROTOR\_ALIGN Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ_REF_ROTOR_ALIGN	R		32-bit signed value indicating current reference during align state. Negative value represented in two's complement. Current reference during Align State (in Amps) = (IQ_REF_ROTOR_ALIGN / 2 <sup>27</sup> ) * 10/8




## 8.5.25 SPEED\_REF\_OPEN\_LOOP Register (Offset = 540h) [Reset = 00000000h]

SPEED\_REF\_OPEN\_LOOP is shown in Figure 8-39 and described in Table 8-49.

Return to the Summary Table.

Speed at which motor transitions to close loop

# Figure 8-39. SPEED\_REF\_OPEN\_LOOP Register



#### Table 8-49. SPEED\_REF\_OPEN\_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SPEED_REF_OPEN_LO OP	R		32-bit signed value indicating open loop speed reference.  Negative value represented in two's complement. Speed reference during open loop (in Hz) = (SPEED_REF_OPEN_LOOP / 2 <sup>27</sup> ) * MAX_SPEED (in Hz)

Copyright © 2025 Texas Instruments Incorporated




# 8.5.26 IQ\_REF\_OPEN\_LOOP Register (Offset = 550h) [Reset = 00000000h]

IQ\_REF\_OPEN\_LOOP is shown in Figure 8-40 and described in Table 8-50.

Return to the Summary Table.

Open Loop Current Reference

#### Figure 8-40. IQ\_REF\_OPEN\_LOOP Register



#### Table 8-50. IQ\_REF\_OPEN\_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ_REF_OPEN_LOOP	R		32-bit signed value indicating current reference during open loop.  Negative value represented in two's complement. Current reference during open loop (in Amps) = (IQ_REF_OPEN_LOOP / 2 <sup>27</sup> ) * 10/8



## 8.5.27 SPEED\_REF\_CLOSED\_LOOP Register (Offset = 5D2h) [Reset = 00000000h]

SPEED\_REF\_CLOSED\_LOOP is shown in Figure 8-41 and described in Table 8-51.

Return to the Summary Table.

Speed Reference Register

#### Figure 8-41. SPEED\_REF\_CLOSED\_LOOP Register




Table 8-51. SPEED\_REF\_CLOSED\_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SPEED_REF_CLOSED_L OOP	R		32-bit signed value indicating reference for closed loop.  Negative value represented in two's complement. In speed control mode, speed reference in closed loop (in Hz)= (SPEED_REF_CLOSED_LOOP/ 2 <sup>27</sup> ) * MAX_SPEED (in Hz). In power mode, power reference in closed loop (in Watts) = (SPEED_REF_CLOSED_LOOP/ 2 <sup>27</sup> ) * MAX_POWER (in Watts) In current mode, Iq current reference in closed loop (in Amps) = (SPEED_REF_CLOSED_LOOP / 2 <sup>27</sup> ) * ILIMIT(in Amps)




## 8.5.28 ID\_REF\_CLOSED\_LOOP Register (Offset = 612h) [Reset = 00000000h]

ID\_REF\_CLOSED\_LOOP is shown in Figure 8-42 and described in Table 8-52.

Return to the Summary Table.

Reference for Current Loop Register

#### Figure 8-42. ID\_REF\_CLOSED\_LOOP Register



## Table 8-52, ID REF CLOSED LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	ID_REF_CLOSED_LOOP	R		32-bit signed value indicating d-axis(flux component) phase current reference in closed loop . Negative value represented in two's complement. Flux component phase current reference in closed loop (in Amps) = (ID / $2^{27}$ ) * 10/8




## 8.5.29 IQ\_REF\_CLOSED\_LOOP Register (Offset = 614h) [Reset = 00000000h]

IQ\_REF\_CLOSED\_LOOP is shown in Figure 8-43 and described in Table 8-53.

Return to the Summary Table.

Reference for Current Loop Register

#### Figure 8-43. IQ\_REF\_CLOSED\_LOOP Register



#### Table 8-53. IQ\_REF\_CLOSED\_LOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IQ_REF_CLOSED_LOOP	R		32-bit signed value indicating q-axis(torque component) phase current reference in closed loop. Negative value represented in two's complement. Torque component phase current reference in closed loop (in Amps) = (IQ / 2 <sup>27</sup> ) * 10/8

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# 8.5.30 ISD\_STATE Register (Offset = 6AEh) [Reset = 0000h]

ISD\_STATE is shown in Figure 8-44 and described in Table 8-54.

Return to the Summary Table.

ISD state Register

#### Figure 8-44. ISD\_STATE Register




Table 8-54. ISD\_STATE Register Field Descriptions

				_	giotoi i ioia z occiiptione
Bi	t	Field	Туре	Reset	Description
15-	-0	ISD_STATE	R		16-bit value indicating current ISD state  0h = ISD_INIT  1h = ISD_MOTOR_STOP_CHECK  2h = ISD_ESTIM_INIT  3h = ISD_RUN_MOTOR_CHECK  4h = ISD_MOTOR_DIRECTION_CHECK  5h = ISD_COMPLETE  6h = ISD_FAULT




# 8.5.31 ISD\_SPEED Register (Offset = 6B8h) [Reset = 00000000h]

ISD\_SPEED is shown in Figure 8-45 and described in Table 8-55.

Return to the Summary Table.

ISD Speed Register

#### Figure 8-45. ISD\_SPEED Register



#### Table 8-55. ISD\_SPEED Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	ISD_SPEED	R	0h	32-bit value indicating calculated absolute speed during ISD state Speed estimated during ISD (in Hz) = (ISD_SPEED / 2 <sup>27</sup> ) * MAX_SPEED (in Hz)

Copyright © 2025 Texas Instruments Incorporated



# 8.5.32 IPD\_STATE Register (Offset = 6EAh) [Reset = 0000h]

IPD\_STATE is shown in Figure 8-46 and described in Table 8-56.

Return to the Summary Table.

IPD state Register

#### Figure 8-46. IPD\_STATE Register




Table 8-56. IPD\_STATE Register Field Descriptions

			_	egister i leid bescriptions
Bit	Field	Туре	Reset	Description
15-0	IPD_STATE	R	Oh	16-bit value indicating current IPD state  0h = IPD_INIT  1h = IPD_VECTOR_CONFIG  2h = IPD_RUN  3h = IPD_SLOW_RISE_CLOCK  4h = IPD_SLOW_FALL_CLOCK  5h = IPD_WAIT_CURRENT_DECAY  6h = IPD_GET_TIMES  7h = IPD_SET_NEXT_VECTOR  8h = IPD_CALC_SECTOR_RISE  9h = IPD_CALC_ROTOR_POSITION  Ah = IPD_CALC_ANGLE  Bh = IPD_COMPLETE  Ch = IPD_FAULT




# 8.5.33 IPD\_ANGLE Register (Offset = 72Eh) [Reset = 00000000h]

IPD\_ANGLE is shown in Figure 8-47 and described in Table 8-57.

Return to the Summary Table.

Calculated IPD Angle Register

#### Figure 8-47. IPD\_ANGLE Register



#### Table 8-57. IPD\_ANGLE Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	IPD_ANGLE	R		32-bit signed value indicating measured IPD angle. Negative value represented in two's complement. IPD Angle (in degrees) = (IPD_ANGLE / 2 <sup>27</sup> ) * 360

Copyright © 2025 Texas Instruments Incorporated




#### 8.5.34 ED Register (Offset = 772h) [Reset = 00000000h]

ED is shown in Figure 8-48 and described in Table 8-58.

Return to the Summary Table.

Estimated BEMF EQ Register

#### Figure 8-48. ED Register



# Table 8-58. ED Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	ED	R		32-bit signed value indicating estimated Back EMF along the D-Axis (Ed). Negative value represented in two's complement. Ed (in Volts) = $(ED / 2^{27}) * 60 / \text{sqrt}(3)$




# 8.5.35 EQ Register (Offset = 774h) [Reset = 00000000h]

EQ is shown in Figure 8-49 and described in Table 8-59.

Return to the Summary Table.

Estimated BEMF ED Register

#### Figure 8-49. EQ Register



# Table 8-59. EQ Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	EQ	R		32-bit signed value indicating estimated Back EMF along the Q-Axis (Eq). Negative value represented in two's complement. Eq (in Volts) = $(EQ / 2^{27}) * 60 / \text{sqrt}(3)$

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




## 8.5.36 SPEED\_FDBK Register (Offset = 782h) [Reset = 00000000h]

SPEED\_FDBK is shown in Figure 8-50 and described in Table 8-60.

Return to the Summary Table.

Speed Feedback Register

#### Figure 8-50. SPEED\_FDBK Register



#### Table 8-60. SPEED\_FDBK Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	SPEED_FDBK	R		32-bit signed value indicating estimated motor speed. Negative value represented in two's complement. Estimated Motor Speed (in Hz) = $(SPEED\_FDBK / 2^{27}) * MAX\_SPEED$ (in Hz)




# 8.5.37 THETA\_EST Register (Offset = 786h) [Reset = 00000000h]

THETA\_EST is shown in Figure 8-51 and described in Table 8-61.

Return to the Summary Table.

Estimated rotor Position Register

#### Figure 8-51. THETA\_EST Register



# Table 8-61. THETA\_EST Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	THETA_EST	R		32-bit signed value indicating estimated rotor angle. Angle should be modulo 360 degrees. For example if the estimated Angle value 380 degrees then it means $380\%360 = 20$ degrees Estimated rotor Angle (in degrees) = (THETA_EST / $2^{27}$ )*360

Copyright © 2025 Texas Instruments Incorporated



# 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The MCF8316D-Q1 device is used in sensorless 3-phase BLDC motor control. The driver provides a high performance, high-reliability, flexible solution for appliances, fans, pumps, residential and living fans, seat cooling fans, automotive fans and blowers. The following section shows a common application of the MCF8316D-Q1 device.

## 9.2 Typical Applications

Figure 9-1 shows the typical schematic of MCF8316D-Q1.




Figure 9-1. Example Application Schematic

PGND

Table 9-1 lists the recommended values of the external components for MCF8316D-Q1.

SDA

Table 9-1. MCF8316D-Q1 External Components

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C <sub>VM1</sub>	VM	PGND	X7R, 0.1µF, TI recommends a capacitor voltage rating at least twice the operating voltage of the device (VM)
C <sub>VM2</sub>	VM	PGND	≥ 10µF, TI recommends a capacitor voltage rating at least twice the operating voltage of the device (VM)
C <sub>CP</sub>	СР	VM	X7R, 1μF, 16V capacitor
C <sub>FLY</sub>	СРН	CPL	X7R, 47nF, TI recommends a capacitor voltage rating at least twice the operating voltage of the device (VM)
C <sub>AVDD</sub>	AVDD	AGND	X7R, 1µF, ≥10V. In order for AVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.7µF to 1.3µF at 3.3V across operating temperature.

Optional

Serial Interface



#### Table 9-1. MCF8316D-Q1 External Components (continued)

COMPONENTS	PIN 1	PIN 2	RECOMMENDED		
C <sub>DVDD</sub>	DVDD	DGND	X7R, 1µF, ≥ 6.3V. In order for DVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.7µF to 2.5µF at 1.5V across operating temperature.		
C <sub>BK</sub>	FB_BK	GND_BK	X7R, buck-output rated capacitor		
L <sub>BK</sub>	SW_BK	FB_BK	Buck-output inductor		
R <sub>FG</sub>	1.8 to 5V Supply	FG	5.1kΩ, Pull-up resistor		
R <sub>nFAULT</sub>	1.8 to 5V Supply	nFAULT	5.1kΩ, Pull-up resistor		
R <sub>SDA</sub>	1.8 to 3.3V Supply	SDA	5.1kΩ, Pull-up resistor		
R <sub>SCL</sub>	1.8 to 3.3V Supply	SCL	5.1kΩ, Pull-up resistor		

# Recommended application range for MCF8316D-Q1 is shown in Table 9-2.

Table 9-2. Recommended Application Range

Parameter	Min	Max	Unit
Motor voltage	4.5	35	V
Back-EMF constant (see Section 6.3.13.3)	0.6	2000	mV/Hz
Motor resistance (see Section 6.3.13.1)	0.006	20	Ω
Motor inductance (see Section 6.3.13.2)	0.006	20	mH
Motor electrical speed	-	1500	Hz
Peak motor phase current	-	8	A

#### 9.2.1 Application Curves

#### 9.2.1.1 Motor startup

Figure 9-2 shows the FG waveform and the phase current waveform at different motor operations.

www.ti.com





Figure 9-2. Motor Startup - FG and Phase current

#### 9.2.1.2 MPET

Figure 9-3 shows the phase current waveform during motor parameter measurement. Figure 9-4 shows the IPD current waveform during R, L and Ke measurement. Bottom half of Figure 9-4 shows the IPD current waveform during R and L measurement. R is measured during the rising of phase current and L is measured during the falling of phase current. After R and L measurement, motor spins in open loop. Once the speed reaches MPET open loop speed reference [MPET OPEN LOOP SPEED REF], motor is coasted. BEMF voltage of all three phases are measured and Ke is calculated.








Figure 9-4. IPD current waveform during Rand L measurement

#### 9.2.1.3 Dead time compensation

Figure 9-5 shows the phase current waveform when dead time compensation is disabled. Fundamental frequency of phase current is 40 Hz. Fast Fourier transform (FFT) of phase current plot shows harmonics at



160 Hz and 220 Hz. Figure 9-6 shows the phase current waveform when dead time compensation is enabled. Phase current looks more sinusoidal and the FFT of phase current plot does not have any harmonics.




Figure 9-5. Phase current and FFT - Dead time compensation disabled

Figure 9-6. Phase current and FFT - Dead time compensation enabled

#### 9.2.1.4 Auto handoff

Figure 9-7 shows the auto handoff feature in MCF8316D-Q1 where the motor transitions seamlessly from open loop to closed loop.





Figure 9-7. Auto-handoff

#### 9.2.1.5 Anti voltage surge (AVS)

When motor speed decelerates at a very high deceleration rate, mechanical energy from the motor returns to the power supply which could result in pumping up the supply voltage, VM. Figure 9-8 shows overshoot in power supply voltage when AVS is disabled. Motor decelerates from 100% duty cycle to 10% duty cycle at a deceleration rate of 70,000 Hz/sec. Figure 9-9 shows no overshoot in power supply voltage when AVS is enabled.








Figure 9-8. Power supply voltage and phase current waveform when AVS is disabled

Figure 9-9. Power supply voltage and phase current waveform when AVS is enabled

#### 9.2.1.6 Real time variable tracking using DACOUT

MCF8316D-Q1 has two 12-bit DAC which outputs analog voltage equivalent of digital variables on DACOUT1 and DACOUT2 pins with resolution of 12 bits and max voltage of 3V. Signals available on DACOUT pins can be used for tuning speed controller or other driver configuration or bus current monitoring. Check algorithm variable registers in datasheet for list of all algorithm variables.

The addresses for variables for DACOUT1 and DACOUT2 are configured using register bits DACOUT1 VAR ADDR and DACOUT2 VAR ADDR. This is useful in applications which require tracking algorithm variables in real time without having any delay from the communication bus. Pin 37 and 38 should be configured as DACOUT1 and DACOUT2.

For example, if the user wants to read phase A current from pin 37, configure pin 37 as DACOUT1 and program the phase A current register address (0x00000440) in Hex in [DACOUT1 VAR ADDR]. If the user wants to read estimated rotor angle from pin 38, configure pin 38 as DACOUT2 and program the estimated rotor angle register address (0x00000736) in Hex in [DACOUT2\_VAR\_ADDR].

Figure 9-10 shows the outputs of DACOUT1 and DACOUT2. DACOUT1 is configured to read phase A current and DACOUT2 is configured to read estimated rotor angle.






Figure 9-10. DACOUT1 and DACOUT2

#### 9.3 Power Supply Recommendations

#### 9.3.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally beneficial, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The capacitance and current capability of the power supply
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and the motor drive system limits the rate at which current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in VM voltage. When adequate bulk capacitance is used, the VM voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate bulk capacitor.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




Figure 9-11. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors is higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize parasitic inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors should be ceramic, and placed closely to device pins.

The high-current device outputs should use wide metal traces.

To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding should be partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Optionally, GND\_BK can be split. Ensure grounds are connected through net-ties or wide resistors to reduce voltage offsets and maintain gate driver performance.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias helps dissipate the  $I^2 \times R_{DS(on)}$  heat that is generated in the device.

To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve thermal dissipation from the die surface.

Separate the SW\_BK and FB\_BK traces with ground separation to reduce buck switching from coupling as noise into the buck outer feedback loop. Widen the FB\_BK trace as much as possible to allow for faster load switching.

Figure 9-12 shows a layout example for MCF8316D-Q1. Also, for layout example, refer to MCF8316D-Q1 EVM.



# 9.4.2 Layout Example




Figure 9-12. Recommended Layout Example

#### 9.4.3 Thermal Considerations

The MCF8316D-Q1 has thermal shutdown (TSD) as previously described. A die temperature in excess of 150°C (minimally) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

#### 9.4.3.1 Power Dissipation

The power dissipated in the output FET resistance (R<sub>DS(on)</sub>) dominates power dissipation in MCF8316D-Q1.

At start-up and fault conditions, the FET current is much higher than normal operating FET current; remember to take these peak currents and their duration into consideration.

The total device power dissipation is the power dissipated in each of the three half-bridges added together along with standby power, LDO and buck regulator losses.

The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking.

Note that  $R_{DS(on)}$  increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when sizing the heatsink.

A summary of equations for calculating each loss is shown below in Table 9-3.

Table 9-3. Power Losses for MCF8316D-Q1

Table 3-3. Fower Losses for Micros 10D-Q1							
Loss type	MCF8316D-Q1						
Standby power	P <sub>standby</sub> = VM x I <sub>VM_TA</sub>						
LDO	$P_{LDO}$ = (VM-V <sub>AVDD</sub> ) x I <sub>AVDD</sub> , if BUCK_PS_DIS = 1b $P_{LDO}$ = (V <sub>BK</sub> -V <sub>AVDD</sub> ) x I <sub>AVDD</sub> , if BUCK_PS_DIS = 0b						
FET conduction	$P_{CON} = 3 \times (I_{RMS(FOC)})^2 \times R_{ds,on(TA)}$						
FET switching	P <sub>SW</sub> = 3 x I <sub>PK(FOC)</sub> x V <sub>PK(FOC)</sub> x t <sub>rise/fall</sub> x f <sub>PWM</sub>						
Diode	P <sub>diode</sub> = 3 x I <sub>PK(FOC)</sub> x V <sub>diode</sub> x t <sub>dead</sub> x f <sub>PWM</sub>						
Buck	P <sub>BK</sub> = 0.11 x V <sub>BK</sub> x I <sub>BK</sub> (η <sub>BK</sub> = 90%)						



# 10 Device and Documentation Support

## 10.1 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.2 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2025	*	Initial Release

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

28-Oct-2025



www.ti.com

#### PACKAGING INFORMATION

Ī	Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
							(4)	(5)		
	MCF8316DVQRGFRQ1	Active	Production	VQFN (RGF)   40	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MCF16DQ

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF MCF8316D-Q1:

Catalog: MCF8316D

NOTE: Qualified Version Definitions:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 28-Oct-2025

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Oct-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MCF8316DVQRGFRQ1	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Oct-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MCF8316DVQRGFRQ1	VQFN	RGF	40	3000	367.0	367.0	35.0


5 x 7, 0.5 mm pitch

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK- NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025