











SNAS324B - JANUARY 2006-REVISED JANUARY 2016

LMX2486

# LMX2486 1-GHz to 4.5-GHz High-Performance Delta-Sigma Low-Power Dual PLLatinum™ Frequency Synthesizers With 3-GHz Integer PLL

#### **Features**

- Quadruple Modulus Prescaler for Lower Divids
  - RF PLL: 16/17/20/21 or 32/33/36/37
  - IF PLL: 8/9 or 16/17
- Advanced Delta Sigma Fractional Compensation
  - 12-Bit or 22-Bit Selectable Fractional Modulus
  - Up to 4th Order Programmable Delta-Sigma Modulator
- Improved Lock Times and Programming
  - Fastlock / Cycle Slip Reduction Which Requires Only a Single-Word Write
  - Integrated Time-Out Counter
- Wide Operating Range
  - LMX2486 RF PLL: 1.0 GHz to 4.5 GHz
- **Useful Features** 
  - Digital Lock Detect Output
  - Hardware and Software Power-Down Control
  - On-Chip Crystal Reference Frequency Doubler
  - RF Phase Detector Frequency Up to 50 MHz
  - 2.5-V to 3.6-V Operation With I<sub>CC</sub> = 8.5 mA

# **Applications**

- Cellular Phones and Base Stations
- **Direct Digital Modulation Applications**
- Satellite and Cable TV Tuners
- WLAN Standards

# 3 Description

The LMX2486 device is a low-power, performance delta-sigma fractional-N PLL with an auxiliary integer-N PLL. The device is fabricated using TI's advanced process.

With delta-sigma architecture, fractional spurs at lower offset frequencies are pushed to higher frequencies outside the loop bandwidth. The ability to push close in spur and phase noise energy to higher frequencies is a direct function of the modulator order. Unlike analog compensation, the digital feedback technique used in the LMX2486 is highly resistant to changes in temperature and variations in processing. The LMX2486 delta-sigma modulator is programmable up to fourth order, which allows the designer to select the optimum modulator order to fit the phase noise, spur, and lock time requirements of the system.


Serial data for programming the LMX2486 is transferred through a three-line, high-speed (20-MHz) MICROWIRE interface. The LMX2486 offers fine frequency resolution, low spurs, fast programming speed, and a single-word write to change the frequency. This makes it ideal for direct digital modulation applications, where the N-counter is directly modulated with information. The LMX2486 is available in a 24-lead 4.0  $\times$  4.0  $\times$  0.8 mm WQFN package.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMX2486	WQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Functional Block Diagram**





### **Table of Contents**

1	Features 1		8.3 Feature Description	19
2	Applications 1		8.4 Device Functional Modes	24
3	Description 1		8.5 Programming	2!
4	Revision History2		8.6 Register Maps	2
5	Pin Configuration and Functions	9	Application and Implementation	38
6	Specifications4		9.1 Application Information	38
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	38
	6.2 ESD Ratings	10	Power Supply Recommendations	40
	6.3 Recommended Operating Conditions	11	Layout	40
	6.4 Thermal Information		11.1 Layout Guidelines	40
	6.5 Electrical Characteristics		11.2 Layout Example	40
	6.6 Timing Requirements	12	Device and Documentation Support	4′
	6.7 Typical Characteristics 8		12.1 Community Resources	4 <sup>2</sup>
7	Parameter Measurements Information 14		12.2 Trademarks	4 <sup>2</sup>
•	7.1 Bench Test Set-Ups		12.3 Electrostatic Discharge Caution	4
8	Detailed Description		12.4 Glossary	
J	8.1 Overview	13	Mechanical, Packaging, and Orderable	4.
	8.2 Functional Block Diagram 19		Information	4

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (March 2013) to Revision B

Page


### Changes from Original (March 2013) to Revision A

Page

Submit Documentation Feedback



# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		1/0	DESCRIPTION
NO.	NAME I/O		DESCRIPTION
0	GND		Ground substrate; this is on the bottom of the package and must be grounded.
1	CPoutRF	0	RF PLL charge pump output
2	GND	_	RF PLL analog ground
3	VddRF1	_	RF PLL analog power supply
4	FinRF	ı	RF PLL high-frequency input pin
5	FinRF*	1	RF PLL complementary high-frequency input pin; shunt to ground with a 100-pF capacitor.
6	LE	I	MICROWIRE Load Enable; high-impedance CMOS input. Data stored in the shift registers is loaded into the internal latches when LE goes HIGH.
7	DATA	1	MICROWIRE Data; high-impedance binary serial data input.
8	CLK	I	MICROWIRE Clock; high-impedance CMOS Clock input. Data for the various counters is clocked into the 24-bit shift register on the rising edge.
9	VddRF2	_	Power supply for RF PLL digital circuitry
10	CE	1	Chip Enable control pin; must be pulled high for normal operation.
11	VddRF5	I	Power supply for RF PLL digital circuitry
12	Ftest/LD	0	Test frequency output / Lock Detect
13	FinIF	1	IF PLL high-frequency input pin
14	VddIF1	_	IF PLL analog power supply
15	GND		IF PLL digital ground
16	CPoutIF	0	IF PLL charge pump output
17	VddIF2	-	IF PLL power supply
18	OSCout	0	Buffered output of the OSCin signal
19	ENOSC	I	Oscillator enable; when this is set to high, the OSCout pin is enabled regardless of the state of other pins or register bits.
20	OSCin	1	Reference input
21	NC	Ι	This pin must be left open.
22	VddRF3		Power supply for RF PLL digital circuitry
23	FLoutRF	0	RF PLL fastlock output; also functions as programmable TRI-STATE CMOS output.
24	VddRF4	_	RF PLL analog power supply



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$V_{CC}$	Power supply voltage	-0.3	4.25	V
VI	Voltage on any pin with GND = 0 V	-0.3	$V_{CC} + 0.3$	V
$T_L$	Lead temperature (solder 4 sec.)		260	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge <sup>(1)</sup>	Charged-device model (CDM)	±750	V
		Machine model (MM)	±200	

<sup>(1)</sup> This is a high performance RF device is ESD-sensitive. Handling and assembly of this device should be done at an ESD free workstation.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Power supply voltage (1)	2.5	3	3.6	V
T <sub>A</sub>	Operating temperature	-40	25	85	°C

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. The voltage at all the power supply pins of VddRF1, VddRF2, VddRF3, VddRF4, VddRF5, VddlF1 and VddlF2 must be the same. V<sub>CC</sub> will be used to refer to the voltage at these pins and I<sub>CC</sub> will be used to refer to the sum of all currents through all these power pins.

#### 6.4 Thermal Information

		LMX2486	
	THERMAL METRIC <sup>(1)</sup>	RTW (WQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	24	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



### 6.5 Electrical Characteristics

 $(V_{CC} = 3.0V; -40^{\circ}C \le T_A \le +85^{\circ}C \text{ unless otherwise specified})$ 

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Icc PARAMETE	RS						
I <sub>CC</sub> RF	Power supply current, RF synthesizer	IF PLL OFF RF PLL ON Charge pump TRI-STAT	E		5.7		mA
I <sub>CC</sub> IF	Power supply current, IF synthesizer	IF PLL ON RF PLL OFF Charge pump TRI-STAT	E		2.5		mA
I <sub>CC</sub> TOTAL	Power supply current, entire synthesizer	IF PLL ON RF PLL ON Charge pump TRI-STAT	E		8.5		mA
I <sub>CC</sub> PD	Power-down current	CE = ENOSC = 0 V CLK, DATA, LE = 0 V			< 1		μΑ
RF SYNTHESIZ	ER PARAMETERS						
f	Operating frequency	RF_P = 16		1000		4000	MHz
f <sub>FinRF</sub>	Operating frequency	RF_P = 32		1000		4500	IVITIZ
P <sub>FinRF</sub>	Input sensitivity			-15		0	dBm
f <sub>COMP</sub>	Phase detector frequency <sup>(1)</sup>					50	MHz
		$RF\_CPG = 0$ $V_{CPoutRF} = V_{CC}/2$			95		μΑ
I <sub>CPoutRF</sub> SRCE	RF charge pump source current (2)	$RF\_CPG = 1$ $V_{CPoutRF} = V_{CC}/2$			190		μΑ
		$RF\_CPG = 15$ $V_{CPoutRF} = V_{CC}/2$			1520		μΑ
		$RF\_CPG = 0$ $V_{CPoutRF} = V_{CC}/2$			-95		μΑ
I <sub>CPoutRF</sub> SINK	RF charge pump sink current <sup>(2)</sup>	$RF\_CPG = 1$ $V_{CPoutRF} = V_{CC}/2$			-190		μΑ
		RF_CPG = 15 V <sub>CPoutRF</sub> = V <sub>CC</sub> /2			-1520		μΑ
I <sub>CPoutRF</sub> TRI	RF charge pump TRI-STATE current magnitude	$0.5 \le V_{CPoutRF} \le V_{CC} - 0$	.5		2	10	nA
I <sub>CPoutRF</sub> %MIS	Magnitude of RF CP sink vs	$V_{CPoutRF} = V_{CC}/2$	RF_CPG > 2		3%	10%	
I ICPOUTRE /OIVIIO	CP source mismatch	T <sub>A</sub> = 25°C	RF_CPG ≤ 2		3%	13%	
I <sub>CPoutRF</sub> %V	Magnitude of RF CP current vs CP voltage	$0.5 \le V_{CPoutRF} \le V_{CC} - 0$ $T_A = 25^{\circ}C$	.5		2%	8%	
I <sub>CPoutRF</sub> %T	Magnitude of RF CP current vs temperature	$V_{CPoutRF} = V_{CC}/2$			4%		

<sup>(1)</sup> For Phase Detector Frequencies greater than 20 MHz, Cycle Slip Reduction (CSR) may be required. Legal divide ratios are also required.

<sup>(2)</sup> Refer to table in section *RF\_CPG -- RF PLL Charge Pump Gain* for complete listing of charge pump currents.



# **Electrical Characteristics (continued)**

 $(V_{CC} = 3.0V; -40^{\circ}C \le T_A \le +85^{\circ}C \text{ unless otherwise specified})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP M	٩X	UNIT
IF SYNTHESIZER	PARAMETERS		<u> </u>			
,	0 " 1	IF_P = 8	250	20	00	
f <sub>FinIF</sub>	Operating frequency	IF_P = 16	250	30	00	MHz
PFinIF	IF input sensitivity		-10		5	dBm
f <sub>COMP</sub>	Phase detector frequency				10	MHz
I <sub>CPoutIF</sub> SRCE	IF charge pump source current	$V_{CPoutIF} = V_{CC}/2$		3.5		mA
I <sub>CPoutIF</sub> SINK	IF charge pump sink current	$V_{CPoutIF} = V_{CC}/2$		-3.5		mA
I <sub>CPoutIF</sub> TRI	IF charge pump TRI-STATE current magnitude	$0.5 \le V_{CPoutlF} \le V_{CC} RF - 0.5$		2	10	nA
I <sub>CPoutIF</sub> %MIS	Magnitude of IF CP sink vs CP source mismatch	$V_{CPoutIF} = V_{CC}/2$ $T_A = 25^{\circ}C$		1% 8	3%	
I <sub>CPoutIF</sub> %V	Magnitude of IF CP current vs CP voltage	$0.5 \le V_{CPoutlF} \le V_{CC} - 0.5$ $T_A = 25^{\circ}C$		4% 10	)%	
I <sub>CPoutIF</sub> %TEMP	Magnitude of IF CP current vs temperature	$V_{CPoutIF} = V_{CC}/2$		4%		
OSCILLATOR PA	RAMETERS					
£	Oscillator operating frequency	OSC2X = 0	5	1	10	MHz
f <sub>OSCin</sub>		OSC2X = 1	5		20	MHz
V <sub>OSCin</sub>	Oscillator input sensitivity		0.5	V	СС	V <sub>P-P</sub>
I <sub>OSCin</sub>	Oscillator input current		-100	1	00	μΑ
SPURS						
	Spurs in band	See (3)		<b>-</b> 55		dBc
PHASE NOISE			,		·	
		RF_CPG = 0		-202		
		RF_CPG = 1		-204		
$L_{F1Hz}RF$	RF synthesizer normalized phase noise contribution (4)	RF_CPG = 3		-206		dBc/Hz
	pridee rieles serialization	RF_CPG = 7		-210		
		RF_CPG = 15		-210		
L <sub>F1Hz</sub> IF	IF synthesizer normalized phase noise contribution			-209		dBc/Hz
DIGITAL INTERF	ACE (DATA, CLK, LE, ENOSC, C	CE, Ftest/LD, FLoutRF)				
V <sub>IH</sub>	High-level input voltage		1.6	V	СС	V
V <sub>IL</sub>	Low-level input voltage				0.4	V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CC</sub>	-1		1	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V	-1		1	μΑ
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> - 0.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 500 μA		(	0.4	V

- (3) To measure the in-band spur, the fractional word is chosen such that when reduced to lowest terms, the fractional numerator is one. The spur offset frequency is chosen to be the comparison frequency divided by the reduced fractional denominator. The loop bandwidth must be sufficiently wide to negate the impact of the loop filter. Measurement conditions are: Spur Offset Frequency = 10 kHz, Loop Bandwidth = 100 kHz, Fraction = ½000, VCO Frequency = 3 GHz, Comparison Frequency = 20 MHz, RF\_CPG = 7, DITH = 0, and a 4th Order Modulator (FM = 0). These are relatively consistent over tuning range.
- (4) Normalized Phase Noise Contribution is defined as: L<sub>N</sub>(f) = L(f) − 20log(N) − 10log(f<sub>COMP</sub>) where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz Bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. Measurement conditions are: Offset Frequency = 11 kHz, Loop Bandwidth = 100 kHz for RF\_CPG = 7, Fraction = ½000, VCO Frequency = 3 GHz, Comparison Frequency = 20 MHz, FM = 0, and DITH = 0.



# 6.6 Timing Requirements

	<b>5</b> .					
			MIN	NOM	MAX	UNIT
MICROV	VIRE INTERFACE TIMING					
t <sub>CS</sub>	Data to clock set-up time	See Figure 1	25			ns
t <sub>CH</sub>	Data to clock hold time	See Figure 1	8			ns
t <sub>CWH</sub>	Clock pulse width high	See Figure 1	25			ns
t <sub>CWL</sub>	Clock pulse width low	See Figure 1	25			ns
t <sub>ES</sub>	Clock to load enable set-up time	See Figure 1	25			ns
t <sub>EW</sub>	Load enable pulse width	See Figure 1	25			ns





Figure 1. Microwire Input Timing Diagram



# 6.7 Typical Characteristics

### 6.7.1 Sensitivity

Typical characteristics do not imply any sort of ensured specification. Ensured specifications are in the *Electrical Characteristics* section.




Submit Documentation Feedback

Copyright © 2006–2016, Texas Instruments Incorporated



# Sensitivity (continued)

Typical characteristics do not imply any sort of ensured specification. Ensured specifications are in the *Electrical Characteristics* section.



Copyright © 2006–2016, Texas Instruments Incorporated



### 6.7.2 FinRF Input Impedance

Typical characteristics do not imply any sort of ensured specification. Ensured specifications are in the *Electrical Characteristics* section.




Figure 10. FinRF Input Impedance

Table 1. RF PLL Input Impedance

FREQUENCY (MHz)	REAL (Ω)	IMAGINARY (Ω)
1000	192	-221
1100	172	-218
1200	154	-209
1300	139	-200
1400	127	-192
1500	114	-184
1600	104	-175
1700	96	-168
1800	88	-160
1900	80	-153
2000	74	-147
2200	64	-134
2400	56	-123
2600	50	-113
2800	45	-103
3000	39	-94
3200	37	-86
3400	33	-78
3600	30	-72
3800	28	-69
4000	26	-66
4250	24	-63
4500	23	-60
4750	22	-57
5000	20	-54



# 6.7.3 FinIF Input Impedance




Figure 11. FinIF Input Impedance

Table 2. IF PLL Input Impedance

FREQUENCY (MHz)	REAL (Ω)	IMAGINARY (Ω)
100	508	-233
150	456	-215
200	420	-206
250	403	-205
300	370	-207
400	344	-215
500	207	-223
600	274	-225
700	242	-225
800	242	-225
900	214	-222
1000	171	-208
1200	137	-191
1400	112	-176
1600	91	-158
1800	76	-139
2000	62	-122
2200	51	-105
2300	46	<b>-96</b>
2400	42	-88
2600	37	<b>-74</b>
2800	29	-63
3000	25	-54



### 6.7.4 OSCin Input Impedance

Typical characteristics do not imply any sort of ensured specification. Ensured specifications are in the *Electrical Characteristics* section.




Figure 12. OSCin Input Impedance


Table 3. OSCin Input Impedance

FREQUENCY		POWERED-UP			POWERED-DOWN	WN			
(MHz)	REAL	IMAGINARY	MAGNITUDE	REAL	IMAGINARY	MAGNITUDE			
5	1730	-3779	4157	392	-8137	8146			
10	846	-2236	2391	155	-4487	4490			
20	466	-1196	1284	107	-2215	2217			
30	351	-863	932	166	-1495	-1504			
40	316	-672	742	182	-1144	1158			
50	278	-566	631	155	-912	925			
60	261	-481	547	153	-758	774			
70	252	-425	494	154	-652	669			
80	239	-388	456	147	-576	595			
90	234	-358	428	145	-518	538			
100	230	-337	407	140	-471	492			
110	225	-321	392	138	-436	458			
120	219	-309	379	133	-402	123			
130	214	-295	364	133	-374	397			
140	208	-285	353	132	-349	373			
150	207	-279	348	133	-329	355			



### 6.7.5 Currents

Typical characteristics do not imply any sort of ensured specification. Ensured specifications are in the *Electrical Characteristics* section.



Copyright © 2006–2016, Texas Instruments Incorporated



#### 7 Parameter Measurements Information

#### 7.1 Bench Test Set-Ups

#### 7.1.1 Charge Pump Current Measurement




Figure 18. Setup for Charge Pump Current Measurement

Figure 18 shows the test procedure for testing the RF and IF charge pumps. These tests include absolute current level, mismatch, and leakage measurement. To measure the charge pump currents, a signal is applied to the high frequency input pins. The reason for this is to ensure that the phase detector gets enough transitions to be able to change states. If no signal is applied, it is possible that the charge pump current reading will be low due to the fact that the duty cycle is not 100%. The OSCin Pin is tied to the supply. The charge pump currents can be measured by simply programming the phase detector to the necessary polarity. For instance, To measure the RF charge pump, a 10-MHz signal is applied to the FinRF pin. The source current can be measured by setting the RF PLL phase detector to a positive polarity, and the sink current can be measured by setting the phase detector to a negative polarity. The IF PLL currents can be measured in a similar way.

### **NOTE**

The magnitude of the RF PLL charge pump current is controlled by the RF\_CPG bit. Once the charge pump currents are known, the mismatch can be calculated as well.

To measure leakage, the charge pump is set to a TRI-STATE mode by enabling the RF\_CPT and IF\_CPT bits. The table below shows a summary of the various charge pump tests.

**Table 4. Charge Pump Current Measurement Programmable Settings** 

CURRENT TEST	RF_CPG	RF_CPP	RF_CPT	IF_CPP	IF_CPT
RF Source	0 to 15	0	0	X	X
RF Sink	0 to 15	1	0	X	X
RF TRI-STATE	Х	Х	1	Х	Х
IF Source	Х	Х	Х	0	0
IF Sink	Х	Х	Х	1	0
IF TRI-STATE	Х	Х	Х	Х	1



### 7.1.2 Charge Pump Current Specification Definitions




Figure 19. Charge Pump Current Definitions

I1 = Charge Pump Sink Current at V<sub>CPout</sub> = Vcc - ΔV

I2 = Charge Pump Sink Current at V<sub>CPout</sub> = Vcc/2

I3 = Charge Pump Sink Current at  $V_{CPout} = \Delta V$ 

I4 = Charge Pump Source Current at V<sub>CPout</sub> = Vcc - ΔV

I5 = Charge Pump Source Current at V<sub>CPout</sub> = Vcc/2

I6 = Charge Pump Source Current at  $V_{CPout} = \Delta V$ 

ΔV = Voltage offset from the positive and negative supply rails. Defined to be 0.5 V for this part.

 $v_{CPout}$  refers to either  $V_{CPoutRF}$  or  $V_{CPoutIF}$ 

I<sub>CPout</sub> refers to either I<sub>CPoutRF</sub> or I<sub>CPoutIF</sub>

#### 7.1.2.1 Charge Pump Output Current Variation vs Charge Pump Output Voltage

Use Equation 1 to calculate the charge pump output current variation versus charge pump output voltage.

$$I_{CPout} Vs V_{CPout} = \frac{(|11| - |13|)}{(|11| + |13|)} \times 100\%$$

$$= \frac{(|14| - |16|)}{(|14| + |16|)} \times 100\%$$
(1)

# 7.1.2.2 Charge Pump Sink Current vs Charge Pump Output Source Current Mismatch

Use Equation 2 to calculate the charge pump sink current versus charge pump output source current mismatch.

$$I_{CPout}$$
 Sink Vs  $I_{CPout}$  Source =  $\frac{||2| - ||5|}{\frac{1}{2}(||2| + ||5|)} \times 100\%$  (2)



### 7.1.2.3 Charge Pump Output Current Variation vs Temperature

Use Equation 3 to calculate the charge pump output current variation versus temperature.

$$I_{CPout} \text{ Vs } T_{A} = \frac{|I_{2}| \Big|_{T_{A}} - |I_{2}| \Big|_{T_{A} = 25 ^{\circ}\text{C}}}{|I_{2}| \Big|_{T_{A} = 25 ^{\circ}\text{C}}} \times 100\%$$

$$= \frac{|I_{5}| \Big|_{T_{A}} - |I_{5}| \Big|_{T_{A} = 25 ^{\circ}\text{C}}}{|I_{5}| \Big|_{T_{A} = 25 ^{\circ}\text{C}}} \times 100\%$$
(3)

#### 7.1.3 Sensitivity Measurement




Figure 20. Setup for Sensitivity Measurement

**Table 5. Settings for Sensitivity Measurement** 

FREQUENCY INPUT PIN	DC-BLOCKING CAPACITOR	CORRESPONDING COUNTER	DEFAULT COUNTER VALUE	MUX VALUE
OSCin	1000 pF	RF_R / 2	50	14
FinRF	47 pF    1000 pF	RF_N / 2	RF_P = 16/17/20/21 1023 + 2097150 / 4194301	15
			RF_P = 32/33/36/37 2039 + 2097150/4194301	
FinIF	47 pF    1000 pF	IF_N / 2	1533	13
OSCin	1000 pF	IF_R / 2	50	12

Sensitivity is defined as the power level limits beyond which the output of the counter being tested is off by 1 Hz or more of its expected value. It is typically measured over frequency, voltage, and temperature. To test sensitivity, the MUX[3:0] word is programmed to the appropriate value. The counter value is then programmed to a fixed value and a frequency counter is set to monitor the frequency of this pin. The expected frequency at the Ftest/LD pin should be the signal generator frequency divided by twice the corresponding counter value. The factor of two comes in because the LMX2486 has a flip-flop which divides this frequency by two to make the duty cycle 50% to make it easier to read with the frequency counter. The frequency counter input impedance should be set to high impedance. To perform the measurement, the temperature, frequency, and voltage is set to a fixed value and the power level of the signal is varied.



#### NOTE

The power level at the part is assumed to be 4 dB less than the signal generator power level. This accounts for 1 dB for cable losses and 3 dB for the pad.

The power level range where the frequency is correct at the Ftest/LD pin to within 1 Hz accuracy is recorded for the sensitivity limits. The temperature, frequency, and voltage can be varied to produce a family of sensitivity curves. Because this is an open-loop test, the charge pump is set to TRI-STATE and the unused side of the PLL (RF or IF) is powered down when not being tested. For this part, there are actually four frequency input pins, although there is only one frequency test pin (Ftest/LD). The conditions specific to each pin are shown in above table.

#### NOTE

For the RF N counter, a fourth order fractional modulator is used in 22-bit mode with a fraction of 2097150 / 4194301 is used. The reason for this long fraction is to test the RF N counter and supporting fractional circuitry as completely as possible.

#### 7.1.4 Input Impedance Measurement




Figure 21. Input Impedance Measurement

Figure 21 shows the test set-up used for measuring the input impedance for the LMX2486. The DC-blocking capacitor used between the input SMA connector and the pin being measured must be changed to a  $0-\Omega$  resistor. This procedure applies to the FinRF, FinIF, and OSCin pins. The basic test procedure is to calibrate the network analyzer, ensure that the part is powered up, and then measure the input impedance. The network analyzer can be calibrated by using either calibration standards or by soldering resistors directly to the evaluation board. An open can be implemented by putting no resistor, a short can be implemented by soldering a  $0-\Omega$  resistor as close as possible to the pin being measured, and a short can be implemented by soldering two  $100-\Omega$  resistors in parallel as close as possible to the pin being measured. Calibration is done with the PLL removed from the PCB. This requires the use of a clamp down fixture that may not always be generally available. If no clamp down fixture is available, then this procedure can be done by calibrating up to the point where the DC-blocking capacitor usually is, and then implementing port extensions with the network analyzer. The  $0-\Omega$  resistor is added back for the actual measurement. Once the set-up is calibrated, it is necessary to ensure that the PLL is powered up. This can be done by toggling the power-down bits (RF\_PD and IF\_PD) and observing that the current consumption indeed increases when the bit is disabled. Sometimes it may be necessary to apply a signal to the OSCin pin to program the part. If this is necessary, disconnect the signal once it is established that the



part is powered up. It is useful to know the input impedance of the PLL for the purposes of debugging RF problems and designing matching networks. Another use of knowing this parameter is make the trace width on the PCB such that the input impedance of this trace matches the real part of the input impedance of the PLL frequency of operation. In general, it is good practice to keep trace lengths short and make designs that are relatively resistant to variations in the input impedance of the PLL.

Submit Documentation Feedback

Copyright © 2006–2016, Texas Instruments Incorporated




# 8 Detailed Description

#### 8.1 Overview

The LMX2486 consists of integrated N counters, R counters, and charge pumps. The TCXO, VCO and loop filter are supplied external to the chip.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 TCXO, Oscillator Buffer, and R Counter

The oscillator buffer must be driven single-ended by a signal source, such as a TCXO. The OSCout pin is included to provide a buffered output of this input signal and is active when the OSC\_OUT bit is set to one. The ENOSC pin can be also pulled high to ensure that the OSCout pin is active, regardless of the status of the registers in the LMX2486.

The R counter divides this TCXO frequency down to the comparison frequency.

#### 8.3.2 Phase Detector

The maximum phase detector operating frequency for the IF PLL is straightforward, but it is a little more involved for the RF PLL because it is fractional. The maximum phase detector frequency for the LMX2486 RF PLL is 50 MHz. However, this is not possible in all circumstances due to illegal divide ratios of the N counter. The crystal reference frequency also limits the phase detector frequency, although the doubler helps with this limitation. There are trade-offs in choosing the phase detector frequency. If this frequency is run higher, then phase noise will be lower, but lock time may be increased due to cycle slipping and the capacitors in the loop filter may become rather large.

### 8.3.3 Charge Pump

For the majority of the time, the charge pump output is high impedance, and the only current through this pin is the TRI-STATE leakage. However, it does put out fast correction pulses that have a width that is proportional to the phase error presented at the phase detector.

The charge pump converts the phase error presented at the phase detector into a correction current. The magnitude of this current is theoretically constant, but the duty cycle is proportional to the phase error. For the IF PLL, this current is not programmable, but for the RF PLL it is programmable in 16 steps. Also, the RF PLL allows for a higher charge pump current to be used when the PLL is locking to reduce the lock time.



### **Feature Description (continued)**

#### 8.3.4 Loop Filter

The loop filter design can be rather involved. In addition to the regular constraints and design parameters, delta-sigma PLLs have the additional constraint that the order of the loop filter should be one greater than the order of the delta sigma modulator. This rule of thumb comes from the requirement that the loop filter must roll off the delta sigma noise at 20 dB/decade faster than it rises. However, because the noise can not have infinite power, it must eventually roll off. If the loop bandwidth is narrow, this requirement may not be necessary. For the purposes of discussion in this data sheet, the pole of the loop filter at 0 Hz is not counted. So a second order filter has 3 components, a 3rd order loop filter has 5 components, and the 4th order loop filter has 7 components. Although a 5th order loop filter is theoretically necessary for use with a 4th order modulator, typically a 4th order filter is used in this case. The loop filter design, especially for higher orders can be rather involved, but there are many simulation tools and references available, such as the one given at the end of the functional description block.

#### 8.3.5 N Counters and High Frequency Input Pins

The N counter divides the VCO frequency down to the comparison frequency. Because prescalers are used, there are limitations on how small the N value can be. The N counters are discussed in greater depth in the programming section. Because the input pins to these counters (FinRF and FinIF) are high frequency, layout considerations are important.

#### 8.3.5.1 High Frequency Input Pins, FinRF and FinIF

It is generally recommended that the VCO output go through a resistive pad and then through a DC-blocking capacitor before it gets to these high frequency input pins. If the trace length is sufficiently short (< 1/10th of a wavelength), then the pad may not be necessary, but a series resistor of about 39  $\Omega$  is still recommended to isolate the PLL from the VCO. The DC-blocking capacitor should be chosen at least to be 27 pF. It may turn out that the frequency is above the self-resonant frequency of the capacitor, but because the input impedance of the PLL tends to be capacitive, it actually is a benefit to exceed the tune frequency. The pad and the DC-blocking capacitor should be placed as close to the PLL as possible

#### 8.3.5.2 Complementary High Frequency Pin, FinRF\*

These inputs may be used to drive the PLL differentially, but it is very common to drive the PLL in a single ended fashion. A shunt capacitor should be placed at the FinRF\* pin. The value of this capacitor should be chosen such that the impedance, including the ESR of the capacitor, is as close to an AC short as possible at the operating frequency of the PLL. 100 pF is a typical value.

### 8.3.6 Digital Lock Detect Operation

The RF PLL digital lock detect circuitry compares the difference between the phase of the inputs of the phase detector to a RC generated delay of  $\epsilon$ . To indicate a locked state (Lock = HIGH) the phase error must be less than the  $\epsilon$  RC delay for 5 consecutive reference cycles. Once in lock (Lock = HIGH), the RC delay is changed to approximately  $\delta$ . To indicate an out of lock state (Lock = LOW), the phase error must become greater  $\delta$ . The values of  $\epsilon$  and  $\delta$  are dependent on which PLL is used and are shown in the table below:

**Table 6. Programmable Lock Detect Settings** 

PLL	3	δ
RF	10 ns	20 ns
IF	15 ns	30 ns

When the PLL is in the power-down mode and the Ftest/LD pin is programmed for the lock detect function, it is forced LOW. The accuracy of this circuit degrades at higher comparison frequencies. To compensate for this, the DIV4 word should be set to one if the comparison frequency exceeds 20 MHz. The function of this word is to divide the comparison frequency presented to the lock detect circuit by 4.

#### **NOTE**

If the MUX[3:0] word is set such as to view lock detect for both PLLs, an unlocked (LOW) condition is shown whenever either one of the PLLs is determined to be out of lock.






Figure 22. Digital Lock Detect Flowchart

#### 8.3.7 Cycle Slip Reduction and Fastlock

The LMX2486 offers both cycle slip reduction (CSR) and Fastlock with timeout counter support. This means that it requires no additional programming overhead to use them. It is generally recommended that the charge pump current in the steady-state be 8X or less to use cycle slip reduction, and 4X or less in steady-state to use Fastlock. The next step is to decide between using Fastlock or CSR. This determination can be made based on the ratio of the comparison frequency (f<sub>COMP</sub>) to loop bandwidth (BW).

Table 7. Fastlock/Cycle Slip Reduction Usage

COMPARISON FREQUENCY (f <sub>COMP</sub> )	FASTLOCK	CYCLE SLIP REDUCTION (CSR)
f <sub>COMP</sub> ≤ 1.25 MHz	Noticeable better than CSR	
1.25 MHz < f <sub>COMP</sub> ≤ 2 MHz	Marginally better than CSR	Likely to provide a benefit, provided that f <sub>COMP</sub> > 100 X BW
f <sub>COMP</sub> > 2 MHz	Same or worse than CSR	ICOMP > 100 X BVV



### 8.3.7.1 Cycle Slip Reduction (CSR)

Cycle slip reduction works by reducing the comparison frequency during frequency acquisition while keeping the same loop bandwidth, thereby reducing the ratio of the comparison frequency to the loop bandwidth. In cases where the ratio of the comparison frequency exceeds about 100 times the loop bandwidth, cycle slipping can occur and significantly degrade lock times. The greater this ratio, the greater the benefit of CSR. This is typically the case of high comparison frequencies. In circumstances where there is not a problem with cycle slipping, CSR provides no benefit. There is a glitch when CSR is disengaged, but because CSR should be disengaged long before the PLL is actually in lock, this glitch is not an issue. A good rule of thumb for CSR disengagement is to do this at the peak time of the transient response. Because this time is typically much sooner than Fastlock should be disengaged, it does not make sense to use CSR and Fastlock in combination.

#### 8.3.7.2 Fastlock

Fastlock works by increasing the loop bandwidth only during frequency acquisition. In circumstances where the comparison frequency is less than or equal to 2 MHz, Fastlock may provide a benefit beyond what CSR can offer. Because Fastlock also reduces the ratio of the comparison frequency to the loop bandwidth, it may provide a significant benefit in cases where the comparison frequency is above 2 MHz. However, CSR can usually provide an equal or larger benefit in these cases, and can be implemented without using an additional resistor. The reason for this restriction on frequency is that Fastlock has a glitch when it is disengaged. As the time of engagement for Fastlock decreases and becomes on the order of the fast lock time, this glitch grows and limits the benefits of Fastlock. This effect becomes worse at higher comparison frequencies. There is always the option of reducing the comparison frequency at the expense of phase noise to satisfy this constraint on comparison frequency. Despite this glitch, there is still a net improvement in lock time using Fastlock in these circumstances. When using Fastlock, it is also recommended that the steady-state charge pump state be 4X or less. Also, Fastlock was originally intended only for second order filters, so when implementing it with higher order filters, the third and fourth poles can not be too close in, or it will not be possible to keep the loop filter well optimized when the higher charge pump current and Fastlock resistor are engaged.

#### 8.3.7.3 Using Cycle Slip Reduction (CSR) to Avoid Cycle Slipping

Once it is decided that CSR is to be used, the cycle slip reduction factor needs to be chosen. The available factors are 1/2, 1/4, and 1/16. To preserve the same loop characteristics, TI recommends that Equation 4 be satisfied:

To satisfy this constraint, the maximum charge pump current in steady-state is 8X for a CSR of 1/2, 4X for a CSR of 1/4, and 1X for a CSR of 1/16. Because the PLL phase noise is better for higher charge pump currents, it makes sense to choose CSR only as large as necessary to prevent cycle slipping. Choosing it larger than this will not improve lock time, and will result in worse phase noise.

Consider an example where the desired loop bandwidth in steady-state is 100 kHz and the comparison frequency is 20 MHz. This yields a ratio of 200. Cycle slipping may be present, but would not be too severe if it was there. If a CSR factor of 1/2 is used, this would reduce the ratio to 100 during frequency acquisition, which is probably sufficient. A charge pump current of 8X could be used in steady-state, and a factor of 16X could be used during frequency acquisition. This yields a ratio of 1/2, which is equal to the CSR factor and this satisfies the above constraint. In this circumstance, it could also be decided to just use 16X charge pump current all the time, because it would probably have better phase noise, and the degradation in lock time would not be too severe.

Product Folder Links: LMX2486

Copyright © 2006-2016, Texas Instruments Incorporated



#### 8.3.7.4 Using Fastlock to Improve Lock Times



Figure 23. Loop Filter with Fastlock Resistor

Once it is decided that Fastlock is to be used, the loop bandwidth multiplier, K, is needed to determine the theoretical impact of Fastlock on the loop bandwidth and the resistor value, R2p, that is switched in parallel during Fastlock. This ratio is calculated in Equation 5:

K = (Fastlock Charge Pump Current) / (Steady-State Charge Pump Current)

(5)

Table 8. Fastlock Usage

K	LOOP BANDWIDTH	R2P VALUE	LOCK TIME
1	1.00 X	Open	100 %
2	1.41 X	R2/0.41	71 %
3	1.73 X	R2/0.73	58%
4	2.00 X	R2	50%
8	2.83 X	R2/1.83	35%
9	3.00 X	R2/2	33%
16	4.00 X	R2/3	25%

The above table shows how to calculate the Fastlock resistor and theoretical lock time improvement, once the ratio , K, is known. This all assumes a second order filter (not counting the pole at 0 Hz). However, it is generally recommended that the loop filter order be one greater than the order of the delta sigma modulator, which means that a second order filter is never recommended. In this case, the value for R2p is typically about 80% of what it would be for a second order filter. Because the Fastlock disengagement glitch gets larger and it is harder to keep the loop filter optimized as the K value becomes larger, designing for the largest possible value for K usually, but not always yields the best improvement in lock time. To get a more accurate estimate requires more simulation tools, or trial and error.

### 8.3.7.5 Capacitor Dielectric Considerations for Lock Time

The LMX2486 has a high fractional modulus and high charge pump gain for the lowest possible phase noise. One consideration is that the reduced N value and higher charge pump may cause the capacitors in the loop filter to become larger in value. For larger capacitor values, it is common to have a trade-off between capacitor dielectric quality and physical size. Using film capacitors or NPO/COG capacitors yields the best possible lock times, where as using X7R or Z5R capacitors can increase lock time by 0-500%. However, it is a general tendency that designs that use a higher compare frequency tend to be less sensitive to the effects of capacitor dielectrics. Although the use of lesser quality dielectric capacitors may be unavoidable in many circumstances, allowing a larger footprint for the loop filter capacitors, using a lower charge pump current, and reducing the fractional modulus are all ways to reduce capacitor values. Capacitor dielectrics have very little impact on phase noise and spurs.

# 8.3.8 Fractional Spur and Phase Noise Controls

Control of the fractional spurs is more of an art than an exact science. The first differentiation that needs to be made is between primary fractional and sub-fractional spurs. The primary fractional spurs are those that occur at increments of the channel spacing only. The sub-fractional spurs are those that occur at a smaller resolution than the channel spacing, usually one-half or one-fourth. There are trade-offs between fractional spurs, sub-fractional spurs, and phase noise. The rules of thumb presented in this section are just that. There will be exceptions. The bits that impact the fractional spurs are FM and DITH, and these bits should be set in this order.



The first step to do is choose FM, for the delta sigma modulator order. TI recommends to start with FM = 3 for a third order modulator and use strong dithering. In general, there is a trade-off between primary and sub-fractional spurs. Choosing the highest order modulator (FM = 0 for 4th order) typically provides the best primary fractional spurs, but the worst sub-fractional spurs. Choosing the lowest modulator order (FM = 2 for 2nd order), typically gives the worst primary fractional spurs, but the best sub-fractional spurs. Choosing FM = 3, for a 3rd order modulator is a compromise.

The second step is to choose DITH, for dithering. Dithering has a very small impact on primary fractional spurs, but a much larger impact on sub-fractional spurs. The only problem is that it can add a few dB of phase noise, or even more if the loop bandwidth is very wide. Disabling dithering (DITH = 0), provides the best phase noise, but the sub-fractional spurs are worst (except when the fractional numerator is 0, and in this case, they are the best). Choosing strong dithering (DITH = 2) significantly reduces sub-fractional spurs, if not eliminating them completely, but adds the most phase noise. Weak dithering (DITH = 1) is a compromise.

The third step is to tinker with the fractional word. Although 1/10 and 400/4000 are mathematically the same, expressing fractions with much larger fractional numerators often improve the fractional spurs. Increasing the fractional denominator only improves spurs to a point. A good practical limit could be to keep the fractional denominator as large as possible, but not to exceed 4095, so it is not necessary to use the extended fractional numerator or denominator.

#### **NOTE**

For more information concerning delta-sigma PLLs, loop filter design, cycle slip reduction, Fastlock, and many other topics, visit <a href="http://www.ti.com">http://www.ti.com</a>. Here there is the EasyPLL simulation tool and an online reference called *PLL Performance*, *Simulation*, and *Design*.

#### 8.4 Device Functional Modes

# 8.4.1 Power Pins, Power-Down, and Power-Up Modes

TI recommends that all of the power pins be filtered with a series  $18-\Omega$  resistor and then placing two capacitors shunt to ground, thus creating a low pass filter. Although it makes sense to use large capacitor values in theory, the ESR (Equivalent Series Resistance) is greater for larger capacitors. For optimal filtering minimize the sum of the ESR and theoretical impedance of the capacitor. It is therefore recommended to provide two capacitors of very different sizes for the best filtering. 1  $\mu$ F and 100 pF are typical values. The small capacitor should be placed as close as possible to the pin.

The power down state of the LMX2486 is controlled by many factors. The one factor that overrides all other factors is the CE pin. If this pin is low, the part will be powered down. Asserting a high logic level on this pin is necessary to power up the chip, however, there are other bits in the programming registers that can override this and put the PLL back in a power down state. Provided that the voltage on the CE pin is high, programming the RF\_PD and IF\_PD bits to zero ensures that the part will be powered up. Programming either one of these bits to one will power down the appropriate section of the synthesizer, provided that the ATPU bit does not override this.

**Table 9. Powerdown Modes** 

CE PIN	RF_PD	ATPU BIT ENABLED + N COUNTER WRITE	PLL STATE
Low	X	X	Powered Down (Asynchronous)
High	X	Yes	Powered Up
High	0	No	Powered Up
High	1	No	Powered Down (Asynchronous)



### 8.5 Programming

### 8.5.1 General Programming Information

The 24-bit data registers are loaded through a MICROWIRE Interface. These data registers are used to program the R counter, the N counter, and the internal mode control latches. The data format of a typical 24-bit data register is shown below. The control bits CTL [3:0] decode the register address. On the rising edge of LE, data stored in the shift register is loaded into one of the appropriate latches (selected by address bits). Data is shifted in MSB first.

#### NOTE

It is best to program the N counter last, because doing so initializes the digital lock detector and Fastlock circuitry. *Initialize* means it resets the counters, but it does NOT program values into these registers. The exception is when 22-bit is not being used. In this case, it is not necessary to program the R7 register.

**Table 10. Programmable Register Structure** 

M	SB		LSB		
DATA	[21:0]		CTL [3:0]		
23	4	3	2	1	0

#### 8.5.1.1 Register Location Truth Table

The control bits CTL [3:0] decode the internal register address. The table below shows how the control bits are mapped to the target control register.

**Table 11. Programmable Registers** 

C3	C2	C1	C0	DATA LOCATION
х	Х	Х	0	R0
0	0	1	1	R1
0	1	0	1	R2
0	1	1	1	R3
1	0	0	1	R4
1	0	1	1	R5
1	1	0	1	R6
1	1	1	1	R7



### 8.5.1.2 Control Register Content Map

Because the LMX2486 registers are complicated, they are organized into two groups, basic and advanced. The first four registers are basic registers that contain critical information necessary for the PLL to achieve lock. The last 5 registers are for features that optimize spur, phase noise, and lock time performance. The next page shows these registers.

Although it is highly recommended that the user eventually take advantage of all the modes of the LMX2486, the quick start register map is shown in order for the user to get the part up and running quickly using only those bits critical for basic functionality. The following default conditions for this programming state are a third order delta-sigma modulator in 12-bit mode with strong dithering and no Fastlock.

Table 12. Quick Start Register Map

REGISTER	23								15	14	13	12	11	10	9	8	7	6	5		4	3	2	1	0
		DATA[19:0] (Except for the RF_N R									N Reg	ister, w	hich is	[22:0])								СЗ	C2	C1	CO
R0	RF_N[10:0]										RF_FN[11:0]										0				
R1	RF_P D	RF_P RF_R[5:0]										RF_FD[11:0]								0	0	1	1		
R2	IF_PD	D IF_N[									_N[18:0	]										0	1	0	1
R3		0000 RF_CPG[3:0]											IF_R	[11:0]							0	1	1	1	

The complete register map shows all the functionality of all registers, including the last five.

Table 13. Complete Register Map

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	4[19:0	)] (Exc	ept for	he RF_	N Regis	ter, which	h is [22	:0])						С3	C2	C1	C0
R0					RF_I	N[10:0	0]									F	RF_FN[1	1:0]						0
R1	RF_PD	RF_P			RF_F	R[5:0]								RF_F	D[11:0]						0	0	1	1
R2	IF_PD					IF_N[18:0]						0	1	0	1									
R3	A	ACCESS[	3:0]		F	RF_CI	PG[3:0	]				IF_R[11:0]									0	1	1	1
R4	ATPU	0	1	0	0	0	DI <sup>-</sup> [1:			-м 1:0]	0	OSC _2X	OSC _OU T	IF_ CPP	RF_ CPP	IF_P		MI [3	JX :0]		1	0	0	1
R5		•		RF_	FD[21	1:12]			RF_FN[21:12]									1	0	1	1			
R6	CSR	R[1:0]		RF_CI	PF[3:0	)]							RF_	TOC[13	OC[13:0]							1	0	1
R7	0	0	0	0	0	0	0	0	0	0	DIV4	0	1	0	0	1	IF_R ST	RF_ RST	IF_C PT	RF_ CPT	1	1	1	1



### 8.6 Register Maps

#### 8.6.1 R0 Register

#### **NOTE**

This register has only one control bit, so the N counter value to be changed with a single write statement to the PLL.

# Table 14. R0 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															CO									
R0		RF_N[10:0]														-	RF_FI	N[11:0	]					0

### 8.6.1.1 RF\_FN[11:0] -- Fractional Numerator for RF PLL

Refer to *Fractional Numerator Determination* { *RF\_FN[21:12], RF\_FN[11:0], Access[1]* } for a more detailed description of this control word.

### 8.6.1.2 RF\_N[10:0] -- RF N Counter Value

The RF N counter contains an 16/17/20/21 and a 32/33/36/37 prescaler. The N counter value can be calculated as follows:

 $N = RF P \cdot RF C + 4 \cdot RF B + RF A$ 

RF\_C  $\geq$ Max{RF\_A, RF\_B}, for N-2<sup>FM</sup>-1 ... N+2<sup>FM</sup> is a necessary condition. This rule is slightly modified in the case where the RF\_B counter has an unused bit, where this extra bit is used by the delta-sigma modulator for the purposes of modulation. Consult the tables below for valid operating ranges for each prescaler.

Table 15. Operation With the 16/17/20/21 Prescaler (RF\_P=0)

RF N						RF_N [10:0	]				
KF_N			RF_C	[5:0]				RF_B [2:0]		RF_A	\ [1:0]
<49					N Values	less than 49	are illegal.				
49-63					2nd Örd 3rd Ord 4th O	Divide Rational Divide Rational Modulator Modulator Modulator Modulator Modula	or: 49-61 or: 51-59 tor: 55				
64-79					2nd and 3	Divide Rations ord Order Modulatons der Modulatons	dulator: All				
80	0	0	0	1	0	1	0	0	0	0	0
							0				
1023	1	1	1	1	1	1	0	1	1	1	1
>1023			•	Νv	values great	er than 1023	are prohib	ited.			

Table 16. Operation With the 32/33/36/37 Prescaler (RF\_P=1)

DE N						RF_N [10:0]									
RF_N			RF_C	[5:0]				RF_B [2:0]		RF_A	\ [1:0]				
<97				N Va	alues less th	an 97 are ill	egal.								
97-226		Legal Divide Ratios are: 2nd Order Modulator: 97-109, 129-145, 161-181, 193-217, 225-226 3rd Order Modulator: 99-107, 131-143, 163-179, 195-215 4th Order Modulator: 103, 135-139, 167-175, 199-211													
227-230					2nd and 3	Divide Ration rd Order Mo ler Modulato	dulator: All								
231	0	0	0	1	1	1	0	0	1	1	1				



Table 16. Operation With the 32/33/36/37 Prescaler (RF\_P=1) (continued)

DE N						RF_N [10:0]					
RF_N			RF_C	[5:0]				RF_B [2:0]		RF_A	A [1:0]
2039	1	1	1	1	1	1	1	0	1	1	1
2040- 2043				Possible w	ith a second	d or third ord	er delta-sig	ma engine.			
2044- 2045				Possible (	only with a	second orde	r delta-sigm	na engine.			
>2045				N v	alues great	er than 2045	are prohib	ited.			

### 8.6.2 R1 Register

#### Table 17. R1 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									D.	ATA[1	9:0]										С3	C2	C1	CO
R1	RF_P D	RF_ P			RF_F	R[5:0]			RF.	_FD[1	1:0]					0					0	1	1	0

### 8.6.2.1 RF\_FD[11:0] -- RF PLL Fractional Denominator

The function of these bits are described in *Fractional Denominator Determination* { *RF\_FD[21:12]*, *RF\_FD[11:0]*, *Access[1]*}.

### 8.6.2.2 RF\_R [5:0] -- RF R Divider Value

The RF R Counter value is determined by this control word.

**NOTE** 

This counter does allow values down to one.

#### Table 18. RF R Divider

R VALUE			RF_F	R[5:0]		
1	0	0	0	0	0	1
63	1	1	1	1	1	1

### 8.6.2.3 RF\_P -- RF Prescaler bit

The prescaler used is determined by this bit.

### Table 19. RF PLL Prescaler Select Bit and Frequencies

RF_P	PRESCALER	MAXIMUM FREQUENCY
0	16/17/20/21	4000 MHz
1	32/33/36/37	4500 MHz

#### 8.6.2.4 RF PD -- RF Power Down Control Bit

When this bit is set to 0, the RF PLL operates normally. When it is set to one, the RF PLL is powered down and the RF Charge pump is set to a TRI-STATE mode. The CE pin and ATPU bit also control power down functions, and will override the RF\_PD bit. The order of precedence is as follows. First, if the CE pin is LOW, then the PLL will be powered down. Provided this is not the case, the PLL will be powered up if the ATPU bit says to do so, regardless of the state of the RF\_PD bit. After the CE pin and the ATPU bit are considered, then the RF\_PD bit then takes control of the power down function for the RF PLL.



### 8.6.3 R2 Register

### Table 20. R2 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										DATA[	19:0]										C3	C2	C1	C0
R2	IF_PD									IF.	_N[18	:0]									0	1	0	1

### 8.6.3.1 IF\_N[18:0] -- IF N Divider Value

### Table 21. IF\_N Counter Programming With the 8/9 Prescaler (IF\_P=0)

														•					
NI VALUE									IF,	_N[18	:0]								
N VALUE								IF_B									IF,	_A	
≤23				N۱	/alues	less th	an or e	equal to	o 23 ar	e proh	ibited	becaus	se IF_E	3 ≥ 3 is	requii	red.			
24-55							L	egal di 24-2	vide ra 27, 32-				e:						
56	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0
57	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1
262143	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1

### Table 22. Operation With the 16/17 Prescaler (IF\_P=1)

N VALUE								IF_B									IF,	_A	
≤47				N۱	/alues	less th	an or e	equal to	o 47 aı	e proh	ibited	becaus	se IF_E	3 ≥ 3 is	requii	red.			
48-239		48-	51, 64 <sup>.</sup>	-68, 80	)-85, 96	6-102,		egal di 19, 128						7, 192 <sup>.</sup>	-204, 2	.08-221	I, 224-	238	
240	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
241	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	1
524287	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

# 8.6.3.2 IF\_PD -- IF Power Down Bit

When this bit is set to 0, the IF PLL operates normally. When it is set to 1, the IF PLL powers down and the output of the IF PLL charge pump is set to a TRI-STATE mode. If the ATPU bit is set and register R0 is written to, the IF\_PD will be reset to 0 and the IF PLL will be powered up. If the CE pin is held low, the IF PLL will be powered down, overriding the IF\_PD bit.

### 8.6.4 R3 Register

### Table 23. R3 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										DATA	[19:0	]									СЗ	C2	C1	C0
R3	А	CCE	SS[3:0	0]	R	F_CF	PG[3:0	0]						IF_R[	11:0]						0	1	1	1



### 8.6.4.1 IF\_R[11:0] -- IF R Divider Value

For the IF R divider, the R value is determined by the IF\_R[11:0] bits in the R3 register. The minimum value for IF\_R is 3.

Table 24. IF PLL R Divider

R VALUE						IF_R	[11:0]					
3	0	0	0	0	0	0	0	0	0	0	1	1
				•								
4095	1	1	1	1	1	1	1	1	1	1	1	1

### 8.6.4.2 RF\_CPG -- RF PLL Charge Pump Gain

This is used to control the magnitude of the RF PLL charge pump in steady-state operation.

Table 25. RF PLL Charge Pump Gain

RF_CPG	CHARGE PUMP STATE	TYPICAL RF CHARGE PUMP CURRENT AT 3 V (μA)
0	1X	95
1	2X	190
2	3X	285
3	4X	380
4	5X	475
5	6X	570
6	7X	665
7	8X	760
8	9X	855
9	10X	950
10	11X	1045
11	12X	1140
12	13X	1235
13	14X	1330
14	15X	1425
15	16X	1520

### 8.6.4.3 Access -- Register Access Word

It is mandatory that the first 5 registers R0-R4 be programmed. The programming of registers R5-R7 is optional. The ACCESS[3:0] bits determine which additional registers must be programmed. Any one of these registers can be individually programmed. According to the table below, when the state of a register is in default mode, all the bits in that register are forced to a default state and it is not necessary to program this register. When the register is programmable, it needs to be programmed through the MICROWIRE. Using this register access technique, the programming required is reduced up to 50%.

Table 26. Access Word

ACCESS BIT	REGISTER LOCATION	REGISTER CONTROLLED
ACCESS[0]	R3[20]	R4
ACCESS[1]	R3[21]	R5
ACCESS[2]	R3[22]	R6
ACCESS[3]	R3[23]	R7



The default conditions the registers is shown in Table 27:

**Table 27. Default Register Conditions** 

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Data	[19:0]										СЗ	C2	C1	CO
R4	0	0	0	0	0	0	1	0	1	1	0	0	0	1	1	1	0	0	0	0	1	0	0	1
R5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
R6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
R7	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	1	1	1	1

This corresponds to the bit settings in Table 28.

# **Table 28. Default Register Word Descriptions**

REGISTER	BIT LOCATION	BIT NAME	BIT DESCRIPTION	BIT VALUE	BIT STATE
	R4[23]	ATPU	Autopowerup	0	Disabled
	R4[17:16]	DITH	Dithering	2	Strong
	R4[15:14]	FM	Modulator Order	3	3rd Order
	R4[12]	OSC_2X	Oscillator Doubler	0	Disabled
R4	R4[11]	OSC_OUT	OSCout Pin Enable	0	Disabled
	R4[10]	IF_CPP	IF Charge Pump Polarity	1	Positive
	R4[9]	RF_CPP	RF Charge Pump Polarity	1	Positive
	R4[8]	IF_P	IF PLL Prescaler	1	16/17
	R4[7:4]	MUX	Ftest/LD Output	0	Disabled
Dr	R5[23:14]	RF_FD[21:12]	Extended Fractional Denominator	0	Disabled
R5	R5[13:4]	RF_FN[21:12]	Extended Fractional Numerator	0	Disabled
	R6[23:22]	CSR	Cycle Slip Reduction	0	Disabled
R6	R6[21:18]	RF_CPF	Fastlock Charge Pump Current	0	Disabled
	R6[17:4]	RF_TOC	RF Time-Out Counter	0	Disabled
	R7[13]	DIV4	Lock Detect Adjustment	0	Disabled (Fcomp ≤ 20 MHz)
	R7[7]		IF PLL Counter Reset	0	Disabled
R7	R7[6]	RF_RST	RF PLL Counter Reset	0	Disabled
	R7[5]	IF_CPT	IF PLL TRI-STATE	0	Disabled
	R7[4]	RF_CPT	RF PLL TRI-STATE	0	Disabled

# 8.6.5 R4 Register

This register controls the conditions for the RF PLL in Fastlock.

### Table 29. R4 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA[19:0]						СЗ	C2	C1	CO															
R4	AT PU	0	1	0	0	0	DI <sup>*</sup> [1:	[0]	FN [1:	M 0]	0	OSC_ 2X	OSC_ OUT	IF_ CPP	RF_ CPP	IF_ P		MI [3	UX :0]		1	0	0	1



### 8.6.5.1 MUX[3:0] Frequency Out and Lock Detect MUX

These bits determine the output state of the Ftest/LD pin.

Table 30. MUX/Lock Detect Programming Settings

				_	
	MUX	[3:0]		OUTPUT TYPE	OUTPUT DESCRIPTION
0	0	0	0	High Impedance	Disabled
0	0	0	1	Push-Pull	General-purpose output, Logical "High" State
0	0	1	0	Push-Pull	General-purpose output, Logical "Low" State
0	0	1	1	Push-Pull	RF and IF Digital Lock Detect
0	1	0	0	Push-Pull	RF Digital Lock Detect
0	1	0	1	Push-Pull	IF Digital Lock Detect
0	1	1	0	Open-Drain	RF and IF Analog Lock Detect
0	1	1	1	Open-Drain	RF Analog Lock Detect
1	0	0	0	Open-Drain	IF Analog Lock Detect
1	0	0	1	Push-Pull	RF and IF Analog Lock Detect
1	0	1	0	Push-Pull	RF Analog Lock Detect
1	0	1	1	Push-Pull	IF Analog Lock Detect
1	1	0	0	Push-Pull	IF R Divider divided by 2
1	1	0	1	Push-Pull	IF N Divider divided by 2
1	1	1	0	Push-Pull	RF R Divider divided by 2
1	1	1	1	Push-Pull	RF N Divider divided by 2

#### 8.6.5.2 IF P -- IF Prescaler

When this bit is set to 0, the 8/9 prescaler is used. Otherwise the 16/17 prescaler is used.

Table 31. IF PLL Programmable Settings and Frequencies

IF_P	IF PRESCALER	MAXIMUM FREQUENCY
0	8/9	2300 MHz
1	16/17	3000 MHz

### 8.6.5.3 RF\_CPP -- RF PLL Charge Pump Polarity

### **Table 32. RF PLL Charge Pump Polarity**

RF_CPP	RF CHARGE PUMP POLARITY
0	Negative
1	Positive (Default)

### 8.6.5.4 IF\_CPP -- IF PLL Charge Pump Polarity

For a positive phase detector polarity, which is normally the case, set this bit to 1. Otherwise set this bit for a negative phase detector polarity.

Table 33. IF PLL Charge Pump Polarity

IF_CPP	IF CHARGE PUMP POLARITY
0	Negative
1	Positive



#### 8.6.5.5 OSC\_OUT Oscillator Output Buffer Enable

#### **Table 34. OSCout Pin Programmable Settings**

OSC_OUT	OSCout PIN
0	Disabled (High Impedance)
1	Buffered output of OSCin pin

#### 8.6.5.6 OSC2X -- Oscillator Doubler Enable

When this bit is set to 0, the oscillator doubler is disabled and the TCXO frequency presented to the IF R and RF R counters is equal to that of the input frequency of the OSCin pin. When this bit is set to 1, the TCXO frequency presented to the RF R counter is doubled. Phase noise added by the doubler is negligible.

**Table 35. Doubler Settings** 

OSC2X	FREQUENCY PRESENTED TO RF R COUNTER	FREQUENCY PRESENTED TO IF R COUNTER
0	f <sub>OSCin</sub>	
1	2 x f <sub>OSCin</sub>	<sup>†</sup> OSCin

#### 8.6.5.7 FM[1:0] -- Fractional Mode

Determines the order of the delta-sigma modulator. Higher order delta-sigma modulators reduce the spur levels closer to the carrier by pushing this noise to higher frequency offsets from the carrier. In general, the order of the loop filter should be at least one greater than the order of the delta-sigma modulator to allow for sufficient roll-off.

**Table 36. Programmable Modulator Order** 

FM	FUNCTION
0	Fractional PLL mode with a 4th order delta-sigma modulator
1	Disable the delta-sigma modulator. Recommended for test use only.
2	Fractional PLL mode with a 2nd order delta-sigma modulator
3	Fractional PLL mode with a 3rd order delta-sigma modulator

### 8.6.5.8 DITH[1:0] -- Dithering Control

Dithering is a technique used to spread out the spur energy. Enabling dithering can reduce the main fractional spurs, but can also give rise to a family of smaller spurs. Whether dithering helps or hurts is application specific. Enabling the dithering may also increase the phase noise. In most cases where the fractional numerator is zero, dithering usually degrades performance.

Dithering tends to be most beneficial in applications where there is insufficient filtering of the spurs. This often occurs when the loop bandwidth is very wide or a higher order delta-sigma modulator is used. Dithering tends not to impact the main fractional spurs much, but has a much larger impact on the sub-fractional spurs. If it is decided that dithering will be used, best results will be obtained when the fractional denominator is at least 1000.

Table 37. Dithering Settings

DITH	DITHERING MODE USED
0	Disabled
1	Weak Dithering
2	Strong Dithering
3	Reserved

### 8.6.5.9 ATPU -- PLL Automatic Power Up

When this bit is set to 1, both the RF and IF PLL power up when the R0 register is written to. When the R0 register is written to, the PD\_RF and PD\_IF bits are changed to 0 in the PLL registers. The exception to this case is when the CE pin is low. In this case, the ATPU function is disabled.



#### 8.6.6 R5 Register

#### Table 38. R5 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REGISTER										DATA	[19:0	]									СЗ	C2	C1	CO
R5				R	F_FD	[21:1	2]							R	F_FN	I[21:1	2]				1	0	1	1

### 8.6.6.1 Fractional Numerator Determination { RF\_FN[21:12], RF\_FN[11:0], Access[1] }

In the case that the ACCESS[1] bit is 0, then the part operates in 12-bit fractional mode, and the RF\_FN2[21:12] bits become do not care bits. When the ACCESS[1] bit is set to 1, the part operates in 22-bit mode and the fractional numerator is expanded from 12 to 22-bits.

**Table 39. Fractional Numerator Calculation** 

FRACTIONAL				R	F_FN	[21:1	2]									)	N[11:0	17				
NUMERATOR		(Th	ese b	its o	nly ap	ply ir	1 22-b	it mo	de)						ľ	XF_FI	vį i i.u	'1				
0											0	0	0	0	0	0	0	0	0	0	0	0
1		In	12-bi						e.		0	0	0	0	0	0	0	0	0	0	0	1
							N <409 all set															
4095											1	1	1	1	1	1	1	1	1	1	1	1
4096	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4194303	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### 8.6.6.2 Fractional Denominator Determination { RF\_FD[21:12], RF\_FD[11:0], Access[1]}

In the case that the ACCESS[1] bit is 0, then the part is operates in the 12-bit fractional mode, and the RF\_FD[21:12] bits become do not care bits. When the ACCESS[1] is set to 1, the part operates in 22-bit mode and the fractional denominator is expanded from 12 to 22-bits.

**Table 40. Fractional Denominator Calculation** 

FRACTIONAL				RF_	_FD[	21:1	2]									) E E E	\[44.0	١٦				
DENOMINATOR		(The	se bit	s only	/ ap	ply i	n 22	-bit m	node)						,	RF_F[	<b>7</b> [11.0	'1				
0											0	0	0	0	0	0	0	0	0	0	0	0
1		ln 1		node,					are.		0	0	0	0	0	0	0	0	0	0	0	1
		t		2-bit m bits sh					).													
4095											1	1	1	1	1	1	1	1	1	1	1	1
4096	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4194303	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### 8.6.7 R6 Register

### Table 41. R6 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										DATA	[19:0]										C3	C2	C1	C0
R6	CSR	[1:0]	ı	RF_CF	PF[3:0	]						R	F_TO	C[13:0	0]						1	1	0	1



#### 8.6.7.1 RF TOC -- RF Time-Out Counter and Control for FLoutRF Pin

The RF\_TOC[13:0] word controls the operation of the RF Fastlock circuitry as well as the function of the FLoutRF output pin. When this word is set to a value between 0 and 3, the RF Fastlock circuitry is disabled and the FLoutRF pin operates as a general-purpose CMOS TRI-STATE I/O. When RF\_TOC is set to a value between 4 and 16383, the RF Fastlock mode is enabled and the FLoutRF pin is used as the RF Fastlock output pin. The value programmed into the RF\_TOC[13:0] word represents two times the number of phase detector comparison cycles the RF synthesizer will spend in the Fastlock state.

**Table 42. RF PLL Timout Counter** 

RF_TOC	FASTLOCK MODE	FASTLOCK PERIOD [CP EVENTS]	FLoutRF PIN FUNCTIONALITY
0	Disabled	N/A	High Impedance
1	Manual	N/A	Logic "0" State. Forces all Fastlock conditions
2	Disabled	N/A	Logic "0" State
3	Disabled	N/A	Logic "1" State
4	Enabled	4X2 = 8	Fastlock
5	Enabled	5X2 = 10	Fastlock
	Enabled		Fastlock
16383	Enabled	16383X2 = 32766	Fastlock

### 8.6.7.2 RF\_CPF -- RF PLL Fastlock Charge Pump Current

Specify the charge pump current for the Fastlock operation mode for the RF PLL.

#### NOTE

The Fastlock charge pump current, steady-state current, and CSR control are all interrelated.

Table 43. RF PLL Fastlock Charge Pump Current

RF_CPF	RF CHARGE PUMP STATE	TYPICAL RF CHARGE PUMP CURRENT AT 3 V (μA)
0	1X	95
1	2X	190
2	3X	285
3	4X	380
4	5X	475
5	6X	570
6	7X	665
7	8X	760
8	9X	855
9	10X	950
10	11X	1045
11	12X	1140
12	13X	1235
13	14X	1330
14	15X	1425
15	16X	1520



### 8.6.7.3 CSR[1:0] -- RF Cycle Slip Reduction

CSR controls the operation of the Cycle Slip Reduction Circuit. This circuit can be used to reduce the occurrence of phase detector cycle slips.

#### **NOTE**

The Fastlock charge pump current, steady-state current, and CSR control are all interrelated. Refer to Cycle Slip Reduction and Fastlock for information on how to use this.

#### Table 44. RF PLL Cycle Slip Reduction

CSR	CSR STATE	SAMPLE RATE REDUCTION FACTOR
0	Disabled	1
1	Enabled	1/2
2	Enabled	1/4
3	Enabled	1/16

### 8.6.8 R7 Register

#### Table 45. R7 Register

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Data	[19:0]										C3	C2	C1	C0
R7	0	0	0	0	0	0	0	0	0	0	DIV 4	0	1	0	0	0	IF_R ST	RF_ RST	IF_C PT	RF_ CPT	1	1	1	1

#### 8.6.8.1 DIV4 -- RF Digital Lock Detect Divide By 4

Because the digital lock detect function is based on a phase error, it becomes more difficult to detect a locked condition for larger comparison frequencies. When this bit is enabled, it subdivides the RF PLL comparison frequency (it does not apply to the IF comparison frequency) presented to the digital lock detect circuitry by 4. This enables this circuitry to work at higher comparison frequencies. TI recommends that this bit be enabled whenever the comparison frequency exceeds 20 MHz and RF digital lock detect is being used.

#### 8.6.8.2 IF RST -- IF PLL Counter Reset

When this bit is enabled, the IF PLL N and R counters are reset, and the charge pump is put in a TRI-STATE condition. This feature should be disabled for normal operation.

#### NOTE

a counter reset is applied whenever the chip is powered up through software or CE pin.

#### **Table 46. IF PLL Counter Reset**

IF_RST	IF PLL N AND R COUNTERS	IF PLL CHARGE PUMP
0 (Default)	Normal Operation	Normal Operation
1	Counter Reset	TRI-STATE

### 8.6.8.3 RF RST -- RF PLL Counter Reset

When this bit is enabled, the RF PLL N and R counters are reset and the charge pump is put in a TRI-STATE condition. This feature should be disabled for normal operation. This feature should be disabled for normal operation.

#### NOTE

A counter reset is applied whenever the chip is powered up through software or CE pin.



#### **Table 47. RF PLL Counter Reset**

RF_RST	RF PLL N and R Counters	RF PLL Charge Pump		
0 (Default)	Normal Operation	Normal Operation		
1	Counter Reset	TRI-STATE		

## 8.6.8.4 RF\_TRI -- RF Charge Pump TRI-STATE

When this bit is enabled, the RF PLL charge pump is put in a TRI-STATE condition, but the counters are not reset. This feature is typically disabled for normal operation.

#### Table 48. RF PLL Charge Pump TRI-STATE

RF_TRI	RF PLL N and R Counters	RF PLL Charge Pump		
0 (Default)	Normal Operation	Normal Operation		
1	Normal Operation	TRI-STATE		

## 8.6.8.5 IF\_TRI -- IF Charge Pump TRI-STATE

When this bit is enabled, the IF PLL charge pump is put in a TRI-STATE condition, but the counters are not reset. This feature is typically disabled for normal operation.

## Table 49. IF PLL Charge Pump TRI-STATE

IF_TRI	IF PLL N and R Counters	IF PLL Charge Pump		
0 (Default)	Normal Operation	Normal Operation		
1	Normal Operation	TRI-STATE		

Product Folder Links: LMX2486



# 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

This device ideal for use in a broad class of applications, especially those requiring low current consumption and low fractional spurs. For applications that only need a single PLL, the unused PLL can be powered down and will not draw any extra current or generate any spurs or crosstalk.

# 9.2 Typical Application




Figure 24. Typical Application

Product Folder Links: *LMX2486* 

Copyright © 2006-2016, Texas Instruments Incorporated



#### **Typical Application (continued)**

#### 9.2.1 Design Requirements

Table 50 lists the design parameters of the LMX2486.


**Table 50. Design Parameters** 

	PARAMETER	VALUE			
PM	Phase Margin	46.5 degrees			
BW	Loop Bandwidth	9.8 KHz			
T3/T1	Dela Detia	4.50%			
T4/T3	Pole Ratio	57.70%			
K <sub>PD</sub>	Charge Pump Gain	8X (760 μA)			
f <sub>PD</sub>	Phase Detector Frequency	20 MHz			
f <sub>VCO</sub>	VCO Frequency	3200 – 3250			
Vcc	Supply	3 V			
K <sub>VCO</sub>	VCO Gain	90 MHz/V			
C <sub>VCO</sub>	VCO Input Capacitance	22 pF			
C1_LF		6.8 nF			
C2_LF		220 nF			
C3_LF		4.7 nF			
C4_LF	Loop Filter Components	15 nF			
R2_LF		150 Ω			
R3_LF		56 Ω			
R4_LF		33 Ω			

#### 9.2.2 Detailed Design Procedure

The design of the loop filter involves balancing requirements of lock time, spurs, and phase noise. This design is fairly involved, but the TI website has references, design tools, and simulation tools cover the loop filter design and simulation in depth.

#### 9.2.3 Application Curves



Product Folder Links: LMX2486



# 10 Power Supply Recommendations

Low noise regulators are generally recommended for the supply pins. It is OK to have one regulator supply the part, although it is best to put individual bypassing as shown in the *Layout Guidelines* for the best spur performance. If only using one PLL and not both DO NOT DISCONNECT OR GROUND power pins! For instance, the IF PLL supply pins also supply other blocks than just the IF PLL and they must be connected. However, if the IF PLL is disabled, then one can eliminate all bypass capacitors from these pins.

## 11 Layout

#### 11.1 Layout Guidelines

The critical pin is the high frequency input pin that should have a short trace. In general, try to keep the ground and power planes 20 mils or more farther away from vias to supply pins to ensure that no spur energy can couple to them.

## 11.2 Layout Example




Figure 27. Simplified Layout for Only RF PLL Used

0 Submit Documentation Feedback



#### 12 Device and Documentation Support

#### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 Trademarks

PLLatinum, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMX2486

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
1.10/2.2222.00						(4)	(5)	400=	
LMX2486SQ/NOPB	Active	Production	WQFN (RTW)   24	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L2486SQ
LMX2486SQ/NOPB.A	Active	Production	WQFN (RTW)   24	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L2486SQ

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Aug-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width						
В0	B0 Dimension designed to accommodate the component length						
K0	Dimension designed to accommodate the component thickness						
W	Overall width of the carrier tape						
P1	Pitch between successive cavity centers						

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMX2486SQ/NOPB	WQFN	RTW	24	1000	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Aug-2025




#### \*All dimensions are nominal

Ì	Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	LMX2486SQ/NOPB	WQFN	RTW	24	1000	208.0	191.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated