



Order

Now





LMV831, LMV832, LMV834

SNOSAZ6C - AUGUST 2008 - REVISED NOVEMBER 2015

LMV831 Single / LMV832 Dual / LMV834 Quad 3.3-MHz Low-Power CMOS, EMI-Hardened **Operational Amplifiers**

1 Features

- Unless Otherwise Noted, Typical Values at $T_A = 25^{\circ}C, V^+ = 3.3 V$
- Supply Voltage 2.7 V to 5.5 V
- Supply Current (per Channel) 240 µA
- Input Offset Voltage 1-mV Maximum
- Input Bias Current 0.1 pA
- GBW 3.3 MHz
- EMIRR at 1.8 GHz 120 dB
- Input Noise Voltage at 1 kHz 12 nV/VHz
- Slew Rate 2 V/µs
- Output Voltage Swing Rail-to-Rail
- Output Current Drive 30 mA
- Operating Ambient Temperature Range -40°C to 125°C

Applications 2

- Photodiode Preamps
- **Piezoelectric Sensors**
- Portable/Battery-Powered Electronic Equipment
- Filters and Buffers
- PDAs and Phone Accessories

3 Description

TI's LMV83x devices are CMOS input. low-power operation amplifier ICs, providing a low input bias current, a wide temperature range of -40°C to 125°C, and exceptional performance, making them robust general-purpose parts. Additionally, the LMV83x are EMI-hardened to minimize any interference, making them ideal for EMI-sensitive applications.

Support &

Community


The unity gain stable LMV83x feature 3.3-MHz of bandwidth while consuming only 0.24 mA of current per channel. These parts also maintain stability for capacitive loads as large as 200 pF. The LMV83x provide superior performance and economy in terms of power and space usage.

This family of parts has a maximum input offset voltage of 1 mV, a rail-to-rail output stage and an input common-mode voltage range that includes ground. Over an operating range from 2.7 V to 5.5 V, the LMV83x provide a PSRR of 93 dB, and a CMRR of 91 dB. The LMV831 is offered in the space-saving 5-pin SC70 package, the LMV832 in the 8-pin VSSOP and the LMV834 is offered in the 14--in TSSOP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LMV831	SC70 (5)	1.25 mm × 2.00 mm		
LMV832	VSSOP (8)	3.00 mm × 3.00 mm		
LMV834	TSSOP (14)	4.40 mm × 5.00 mm		

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



Page

Page

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics, 3.3 V 5
	6.6	Electrical Characteristics, 5 V 7
	6.7	Typical Characteristics 10
7	Deta	ailed Description 17
	7.1	Overview 17
	7.2	Functional Block Diagram 17
	7.3	Feature Description 18

	7.4	Device Functional Modes	20
8	Арр	lication and Implementation	23
	8.1	Application Information	23
	8.2	Typical Application	23
9	Pow	ver Supply Recommendations	25
10	Lay	out	26
	10.1		
	10.2	Layout Example	
11	Dev	ice and Documentation Support	27
	11.1	Device Support	
	11.2	Documentation Support	27
	11.3	Related Links	27
	11.4	Community Resources	27
	11.5	Trademarks	27
	11.6	Electrostatic Discharge Caution	28
	11.7	Glossary	28
12	Mec	hanical, Packaging, and Orderable	
		rmation	28

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2013) to Revision C


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section......1


Changes from Revision A (March 2013) to Revision B

2



5 Pin Configuration and Functions





PW Package 14-Pin TSSOP **Top View** 14 OUT A OUT D 13 IN D ٧t 10 IN C⁺

D

IN C

OUT C

IN A

IN A

IN B⁺

IN B

OUT B

Pin Functions

PIN		TYPE	DECODIDITION		
NAME	SC70	VSSOP	TSSOP	TYPE	DESCRIPTION
IN+	1	_	_	I	Noninverting Input
IN–	3	—	—	I	Inverting Input
IN A ⁺	_	3	3	I	Noninverting Input, Channel A
IN A ⁻	_	2	2	I	Inverting Input, Channel A
IN B ⁺	_	5	5	I	Noninverting Input, Channel B
IN B⁻	_	6	6	I	Inverting Input, Channel B
IN C ⁺	_	_	10	I	Noninverting Input, Channel C
IN C ⁻	_	_	9	I	Inverting Input, Channel C
IN D ⁺	_	_	12	I	Noninverting Input, Channel D
IN D-	_	_	13	I	Inverting Input, Channel D
OUT A	_	1	1	0	Output, Channel A
OUT B	_	7	7	0	Output, Channel B
OUT C	_	_	8	0	Output, Channel C
OUT D	_	_	14	0	Output, Channel D
OUTPUT	4	—	_	0	Output
V ⁺	5	8	4	Р	Positive (highest) Power Supply
V-	2	4	11	Р	Negative (lowest) Power Supply

6 Specifications

6.1 Absolute Maximum Ratings

See (1)(2)

	MIN	MAX	UNIT
V _{IN} differential	±Supply	Voltage	V
Supply voltage ($V_S = V^+ - V^-$)		6	V
Voltage at input/output pins	V ⁻ - 0.4	V ⁺ + 0.4	V
Junction temperature ⁽³⁾		150	°C
Soldering information Infrared or Convection (20 sec)		260	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000	
V _(ESD)	Electrostatic discharge ⁽¹⁾	Charged-device model (CDM), per JEDEC specification JESD22-C101	±1000	V
		Machine Model (MM)	±200	

(1) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Temperature range ⁽¹⁾	-40	125	°C
Supply voltage ($V_S = V^+ - V^-$)	2.7	5.5	V

(1) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/|\theta_{JA}|$. All numbers apply for packages soldered directly onto a PCB.

6.4 Thermal Information

		LMV831	LMV832	LMV834	
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	DGK (VSSOP)	PW (TSSOP)	UNIT
		5 PINS	8 PINS	14 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance (2)	267.7	177.1	118.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	96.6	67.1	44.4	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	48.8	97.5	60.5	°C/W
ΨJT	Junction-to-top characterization parameter	2.5	9.9	4.5	°C/W
ΨJB	Junction-to-board characterization parameter	47.9	96.1	59.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.



6.5 Electrical Characteristics, 3.3 V

Unless otherwise specified, all limits are specified for at $T_A = 25^{\circ}C$, $V^+ = 3.3 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = V^+/2$, and $R_L = 10 \text{ k}\Omega$ to $V^+/2$.⁽¹⁾

	PARAMETER	TEST CON	DITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
	lanut offerstuality as (4)	$T_A = 25^{\circ}C$			±0.25	±1		
V _{OS}	Input offset voltage ⁽⁴⁾	–40°C ≤ T _A ≤ +125°C			±1.23	mV		
TCV _{OS}	ICV_{OS} Input offset voltage temperature drift ⁽⁴⁾⁽⁵⁾	LMV831, LMV832			±0.5	±1.5	μV/°C	
		LMV834			±0.5	±1.7		
I _B	Input bias current ⁽⁵⁾	$T_A = 25^{\circ}C$			0.1	10	pА	
в	input bias current	$-40^{\circ}C \le T_A \le +125^{\circ}C$				500	рл	
I _{OS}	Input offset current				1		pА	
CMRR	Common-mode	0.2 V ≤ V _{CM} ≤ V ⁺ − 1.2 V	T _A = 25°C	76	91		dB	
OWNER	rejection ratio ⁽⁴⁾	0.2 V = VCM = V 1.2 V	$-40^{\circ}C \le T_A \le +125^{\circ}C$	75			uВ	
PSRR	Power supply	2.7 V ≤ V ⁺ ≤ 5.5 V,	T _A = 25°C	76	93		dB	
	rejection ratio ⁽⁴⁾	V _{OUT} = 1 V	$-40^{\circ}C \le T_A \le +125^{\circ}C$	75			чь	
		$V_{RF_{PEAK}} = 100 \text{ mV}_{P}$ (-20 c f = 400 MHz	β _P),		80			
	EMI rejection ratio, IN+ and IN ^{_(6)}	V _{RF_PEAK} = 100 mV _P (-20 c f = 900 MHz	dB _P),		90			
EMIRR		$\begin{split} & V_{RF_PEAK} = 100 \text{ mV}_{P} \text{ (-20 dB}_{P}), \\ & f = 1800 \text{ MHz} \\ & V_{RF_PEAK} = 100 \text{ mV}_{P} \text{ (-20 dB}_{P}), \\ & f = 2400 \text{ MHz} \end{split}$			110		dB	
					120		l	
CMVR	Input common-mode voltage range	CMRR ≥ 65 dB		-0.1		2.1	V	
			LMV831, LMV832	102	121			
		$R_L = 2 k\Omega,$ V _{OUT} = 0.15 V to 1.65 V,	LMV831, LMV832, -40°C ≤ T _A ≤ +125°C	102				
		V _{OUT} = 3.15 V to 1.65 V	LMV834	102	121			
	Large signal		LMV834 –40°C ≤ T _A ≤ +125°C	102			10	
A _{VOL}	voltage gain ⁽⁷⁾		LMV831, LMV832	104	126		dB	
		$R_L = 10 kΩ,$ V _{OUT} = 0.1 V to 1.65 V,	LMV831, LMV832, -40°C ≤ T _A ≤ +125°C	104				
		V _{OUT} = 3.2 V to 1.65 V	LMV834	104	123			
			LMV834 –40°C ≤ T _A ≤ +125°C	103				

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution.
- (5) This parameter is specified by design and/or characterization and is not tested in production.
- (6) The EMI Rejection Ratio is defined as EMIRR = 20log ($V_{RF_{PEAK}}/\Delta V_{OS}$).
- (7) The specified limits represent the lower of the measured values for each output range condition.

Copyright © 2008–2015, Texas Instruments Incorporated

SNOSAZ6C - AUGUST 2008-REVISED NOVEMBER 2015

www.ti.com

STRUMENTS

ÈXAS

Electrical Characteristics, 3.3 V (continued)

Unless otherwise specified, all limits are specified for at $T_A = 25^{\circ}C$, $V^+ = 3.3 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = V^+/2$, and $R_L = 10 \text{ k}\Omega$ to $V^+/2$.⁽¹⁾

	PARAMETER	TEST CC	ONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
			LMV831, LMV832		29	36	
		$R_L = 2 k\Omega$ to V ⁺ /2	LMV831, LMV832, –40°C ≤ T _A ≤ +125°C			43	
			LMV834		31	38	
	Output voltage		LMV834 –40°C ≤ T _A ≤ +125°C			44	
	swing high		LMV831, LMV832		6	8	
V _{OUT}		$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	LMV831, LMV832, -40°C ≤ T _A ≤ +125°C			9	mV from either rail
			LMV834		7	9	
			LMV834 –40°C ≤ T _A ≤ +125°C			10	
		$R = 2 k\Omega$ to V ⁺ /2	T _A = 25°C		25	34	
	Output voltage	$R = 2 K\Omega 10 V /2$	$-40^{\circ}C \le T_A \le +125^{\circ}C$			43	
	swing low	$P_{\rm r} = 10 k\Omega to M^{1/2}$	$T_A = 25^{\circ}C$		5	8	
		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$			10	
	Output short circuit current		LMV831, LMV832	27	28		
			LMV831, LMV832, -40°C ≤ T _A ≤ +125°C	22			
I _{OUT}			LMV834	24	28		mA
			LMV834 –40°C ≤ T _A ≤ +125°C	19			
			T _A = 25°C	27	32		
		$V_{IN} = -100 \text{ mV}$	$-40^{\circ}C \le T_A \le +125^{\circ}C$	21			
		LMV831			0.24	0.27	
		LMV831, –40°C ≤ T _A ≤ +125°C				0.3	
		LMV832			0.46	0.51	
I _S	Supply current	LMV832, –40°C ≤ T _A ≤ +125°C				0.58	mA
		LMV834			0.9	1	
		LMV834, –40°C ≤ T _A ≤ +125°C				1.16	
SR	Slew rate ⁽⁸⁾	A _V = +1, V _{OUT} = 1 V _{PP} , 10% to 90%			2		V/µs
GBW	Gain bandwidth product				3.3		MHz
Φ_{m}	Phase margin				65		deg
e _n	Input referred voltage noise	f = 1 kHz f = 10 kHz			12 10		nV/√Hz
i _n	Input referred current noise	f = 1 kHz			0.005		pA/√ Hz
R _{OUT}	Closed-loop output impedance	f = 2 MHz			500		Ω

(8) Number specified is the slower of positive and negative slew rates.



Electrical Characteristics, 3.3 V (continued)

Unless otherwise specified, all limits are specified for at $T_A = 25^{\circ}C$, $V^+ = 3.3 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = V^+/2$, and $R_L = 10 \text{ k}\Omega$ to $V^+/2$.⁽¹⁾

v / _ .						
	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
C	Common-mode input capacitance			15		~ F
C _{IN}	Differential-mode input capacitance			20		pF
THD+N	Total harmonic distortion + noise	$f = 1 \text{ kHz}, A_V = 1, BW \ge 500 \text{ kHz}$		0.02%		

6.6 Electrical Characteristics, 5 V

Unless otherwise specified, all limits are specified for at $T_A = 25^{\circ}C$, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = V^+/2$, and $R_L = 10 \text{ k}\Omega$ to $V^+/2$.⁽¹⁾

	PARAMETER	TEST CO	NDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
\ <i>\</i>	leavet affect welters (4)	T _A = 25°C			±0.25	±1		
V _{OS}	Input offset voltage ⁽⁴⁾	-40° C ≤ T _A ≤ +125°C				±1.23	mV	
TCV _{OS}	Input offset voltage	LMV831, LMV832			±0.5	±1.5	5 μV/°C	
	temperature drift ⁽⁴⁾⁽⁵⁾	LMV834			±0.5	±1.7	•	
	leavet bies summert(5)	T _A = 25°C			0.1	10	- 1	
IB	Input bias current ⁽⁵⁾	$-40^{\circ}C ≤ T_A ≤ +125^{\circ}C$				500	рА	
I _{OS}	Input offset current				1		pА	
CMRR	Common-mode rejection ratio ⁽⁴⁾		T _A = 25°C	77	93		dB	
CINIKK		$0 \vee \leq V_{CM} \leq V^{+} - 1.2 \vee$	$-40^{\circ}C \le T_A \le +125^{\circ}C$	77				
	Power supply	Power supply $2.7 \text{ V} \le \text{V}^+ \le 5.5 \text{ V},$	2.7 V ≤ V ⁺ ≤ 5.5 V,	$T_A = 25^{\circ}C$	76	93		
PSRR	rejection ratio ⁽⁴⁾	V _{OUT} = 1 V	$-40^{\circ}C \le T_A \le +125^{\circ}C$	75			dB	
		V _{RF_PEAK} = 100 mV _P (-20 d f = 400 MHz	B _P),		80			
	EMI rejection ratio,	V _{RF_PEAK} = 100 mV _P (−20 d f = 900 MHz	B _P),		90		dB	
EMIRR	IN+ and IN- ⁽⁶⁾	V _{RF_PEAK} = 100 mV _P (-20 d f = 1800 MHz	B _P),		110		uБ	
		V _{RF_PEAK} =100 mV _P (−20 dB f = 2400 MHz	P),		120			
CMVR	Input common-mode voltage range	CMRR ≥ 65 dB		-0.1		3.8	V	

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution.
- (5) This parameter is specified by design and/or characterization and is not tested in production.
- (6) The EMI Rejection Ratio is defined as EMIRR = 20log ($V_{RF_{PEAK}}/\Delta V_{OS}$).

Copyright © 2008–2015, Texas Instruments Incorporated



Electrical Characteristics, 5 V (continued)

	PARAMETER	TEST CO	ONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
			LMV831, LMV832	107	127		
A _{VOL}		$R_L = 2 k\Omega,$ V _{OUT} = 0.15 V to 2.5 V,	LMV831, LMV832, −40°C ≤ T _A ≤ +125°C	106			-
		V _{OUT} = 4.85 V to 2.5 V	LMV834	104	127		
	Large signal voltage		LMV834, –40°C ≤ T _A ≤ +125°C	104			10
	gain ⁽⁷⁾		LMV831, LMV832	107	130		dB
		$R_L = 10 k\Omega$, V _{OUT} = 0.1 V to 2.5 V,	LMV831, LMV832, −40°C ≤ T _A ≤ +125°C	107			
		V _{OUT} = 4.9 V to 2.5 V	LMV834	105	127		
			LMV834, –40°C ≤ T _A ≤ +125°C	104			
			LMV831, LMV832		32	42	
		$R_L = 2 k\Omega$ to V ⁺ /2	LMV831, LMV832, -40°C ≤ T _A ≤ +125°C			49	
			LMV834		35	45	-
	Output voltage		LMV834, –40°C ≤ T _A ≤ +125°C			52	
	swing high		LMV831, LMV832		6	9	mV fro
V _{OUT}		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	LMV831, LMV832, −40°C ≤ T _A ≤ +125°C			10	either rai
			LMV834		7	10	
			LMV834, –40°C ≤ T _A ≤ +125°C			11	
		$R_L = 2 k\Omega$ to V ⁺ /2	$T_A = 25^{\circ}C$		27	43	
	Output voltage		$-40^{\circ}C \le T_A \le +125^{\circ}C$			52	
	swing low	$R_{\rm L} = 10 \text{ k}\Omega \text{ to } V^+/2$	$T_A = 25^{\circ}C$		6	10	
			$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			12	
			LMV831, LMV832	59	66		
		Sourcing $V_{OUT} = V_{CM}$ $V_{IN} = 100 \text{ mV}$	LMV831, LMV832, −40°C ≤ T _A ≤ +125°C	49			-
			LMV834	57	63		
l	Output short		LMV834, –40°C ≤ T _A ≤ +125°C	45			~^^
OUT	circuit current		LMV831, LMV832	50	64		mA
		Sinking V _{OUT} = V _{CM} V _{IN} = −100 mV	LMV831, LMV832, −40°C ≤ T _A ≤ +125°C	41			
			LMV834	53	63		
			LMV834, –40°C ≤ T _A ≤ +125°C	41			

(7) The specified limits represent the lower of the measured values for each output range condition.




Electrical Characteristics, 5 V (continued)

Unless otherwise specified, all limits are specified for at $T_A = 25^{\circ}C$, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = V^+/2$, and $R_L = 10 \text{ k}\Omega$ to $V^+/2$.⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
		LMV831		0.25	0.27	
		LMV831, –40°C ≤ T _A ≤ +125°C			0.31	
		LMV832		0.47	0.52	0.31
I _S	Supply current	LMV832, -40°C ≤ T _A ≤ +125°C			0.6	
		LMV834		0.92	1.02	
		LMV834, -40°C ≤ T _A ≤ +125°C			1.18	
SR	Slew rate ⁽⁸⁾	A _V = +1, V _{OUT} = 2 V _{PP} , 10% to 90%		2		V/µs
GBW	Gain bandwidth product			3.3		MHz
Φ_{m}	Phase margin			65		deg
•	Input referred	f = 1 kHz				
e _n	voltage noise	f = 10 kHz		10		
i _n	Input referred current noise	f = 1 kHz		0.005		pA/√Hz
R _{OUT}	Closed-loop output impedance	f = 2 MHz		500		Ω
6	Common-mode input capacitance			14		- 5
C _{IN}	Differential-mode input capacitance			20		рн
THD+N	Total harmonic distortion + noise	f = 1 kHz, A _V = 1, BW ≥ 500 kHz		0.02%		

(8) Number specified is the slower of positive and negative slew rates.

Figure 1. V_{OS} vs V_{CM} at V⁺ = 3.3 V



0.3

0.2

0.1

0

-0.1

-0.2

-0.3

-0.5

Vos (mV)

SNOSAZ6C - AUGUST 2008-REVISED NOVEMBER 2015

6.7 Typical Characteristics

0.3

0.2

0.1

0

-0.1

-0.2

-0.3

V_{OS} (mV)

At $T_A = 25^{\circ}C$, $R_L = 10 \text{ k}\Omega$, $V^+ = 3.3 \text{ V}$, $V^- = 0 \text{ V}$, Unless otherwise specified.

125°C

-0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5

V_{CM} (V)

85°C

1

25°C

7

40°C

 $V^{+} = 3.3V$

125° C

3.5

4.5

5.5

85°C

1

1.5

2.5

Figure 2. V_{OS} vs V_{CM} at $V^+ = 5 V$

V_{CM} (V)

25°C

1

40°C


V⁺ = 5.0V

0.5


www.ti.com



Typical Characteristics (continued)




Typical Characteristics (continued)






Typical Characteristics (continued)



Typical Characteristics (continued)


At $T_A = 25^{\circ}C$, $R_L = 10 \text{ k}\Omega$, $V^+ = 3.3 \text{ V}$, $V^- = 0 \text{ V}$, Unless otherwise specified.



Copyright © 2008–2015, Texas Instruments Incorporated



Typical Characteristics (continued)




LMV831, LMV832, LMV834

SNOSAZ6C - AUGUST 2008-REVISED NOVEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The LMV831, LMV832, and LMV834 are operational amplifiers with excellent specifications, such as low offset, low noise and a rail-to-rail output. The EMI hardening makes the LMV831, LMV832 or LMV834 a must for almost all operational amplifier applications that are exposed to Radio Frequency (RF) signals such as the signals transmitted by mobile phones or wireless computer peripherals. The LMV831, LMV832, and LMV834 will effectively reduce disturbances caused by RF signals to a level that will be hardly noticeable. This again reduces the need for additional filtering and shielding. Using this EMI resistant series of operational amplifiers will thus reduce the number of components and space needed for applications that are affected by EMI, and will help applications, not yet identified as possible EMI sensitive, to be more robust for EMI.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Input Characteristics

The input common-mode voltage range of the LMV831, LMV832, and LMV834 includes ground, and can even sense well below ground. The CMRR level does not degrade for input levels up to 1.2 V below the supply voltage. For a supply voltage of 5 V, the maximum voltage that should be applied to the input for best CMRR performance is thus 3.8 V.

When not configured as unity gain, this input limitation will usually not degrade the effective signal range. The output is rail-to-rail and therefore will introduce no limitations to the signal range.

The typical offset is only 0.25 mV, and the TCV_{OS} is 0.5 μ V/°C, specifications close to precision operational amplifiers.

7.3.2 EMIRR

With the increase of RF transmitting devices in the world, the electromagnetic interference (EMI) between those devices and other equipment becomes a bigger challenge. The LMV831, LMV832, and LMV834 are EMI-hardened operational amplifiers which are specifically designed to overcome electromagnetic interference. Along with EMI-hardened operational amplifiers, the EMIRR parameter is introduced to unambiguously specify the EMI performance of an operational amplifier. This section presents an overview of EMIRR. A detailed description on this specification for EMI-hardened operational amplifiers can be found in AN-1698 (SNOA497).

The dimensions of an operational amplifier IC are relatively small compared to the wavelength of the disturbing RF signals. As a result the operational amplifier itself will hardly receive any disturbances. The RF signals interfering with the operational amplifier are dominantly received by the PCB and wiring connected to the operational amplifier. As a result the RF signals on the pins of the operational amplifier can be represented by voltages and currents. This representation significantly simplifies the unambiguous measurement and specification of the EMI performance of an operational amplifier.

RF signals interfere with operational amplifiers through the non-linearity of the operational amplifier circuitry. This non-linearity results in the detection of the so called out-of-band signals. The obtained effect is that the amplitude modulation of the out-of-band signal is downconverted into the base band. This base band can easily overlap with the band of the operational amplifier circuit. As an example Figure 43 depicts a typical output signal of a unity-gain connected operational amplifier in the presence of an interfering RF signal. Clearly the output voltage varies in the rhythm of the on-off keying of the RF carrier.




Figure 43. Offset Voltage Variation Due to an Interfering RF Signal

7.3.3 EMIRR Definition

To identify EMI-hardened operational amplifiers, a parameter is needed that quantitatively describes the EMI performance of operational amplifiers. A quantitative measure enables the comparison and the ranking of operational amplifiers on their EMI robustness. Therefore the EMI Rejection Ratio (EMIRR) is introduced. This parameter describes the resulting input-referred offset voltage shift of an operational amplifier as a result of an applied RF carrier (interference) with a certain frequency and level. The definition of EMIRR is given by Equation 1:

$$\mathsf{EMIRR}_{\mathsf{V}_{\mathsf{RF}}\mathsf{PEAK}} = 20 \log \left(\frac{\mathsf{V}_{\mathsf{RF}}\mathsf{PEAK}}{\Delta \mathsf{V}_{\mathsf{OS}}} \right)$$

In which

• V_{RF PEAK} is the amplitude of the applied un-modulated RF signal (V)



Feature Description (continued)


• ΔV_{OS} is the resulting input-referred offset voltage shift (V)

(1)

The offset voltage depends quadratically on the applied RF level, and therefore, the RF level at which the EMIRR is determined should be specified. The standard level for the RF signal is 100 mV_P. AN-1698 (SNOA497) addresses the conversion of an EMIRR measured for an other signal level than 100 mV_P. The interpretation of the EMIRR parameter is straightforward. When two operational amplifiers have an EMIRR which differ by 20 dB, the resulting error signals when used in identical configurations, differ by 20 dB as well. So, the higher the EMIRR, the more robust the operational amplifier.

7.3.3.1 Coupling an RF Signal to the IN+ Pin

Each of the operational amplifier pins can be tested separately on EMIRR. In this section, the measurements on the IN+ pin (which, based on symmetry considerations, also apply to the IN- pin) are discussed. In AN-1698 (SNOA497) the other pins of the operational amplifier are treated as well. For testing the IN+ pin the operational amplifier is connected in the unity gain configuration. Applying the RF signal is straightforward as it can be connected directly to the IN+ pin. As a result the RF signal path has a minimum of components that might affect the RF signal level at the pin. The circuit diagram is shown in Figure 44. The PCB trace from RF_{IN} to the IN+ pin should be a 50- Ω stripline in order to match the RF impedance of the cabling and the RF generator. On the PCB a 50- Ω termination is used. This 50- Ω resistor is also used to set the bias level of the IN+ pin to ground level. For determining the EMIRR, two measurements are needed: one is measuring the DC output level when the RF signal is off; and the other is measuring the DC output level when the RF signal. As the operational amplifier is in the unity-gain configuration, the input referred offset voltage shift corresponds one-to-one to the measured output voltage shift.





7.3.3.2 Cell Phone Call

The effect of electromagnetic interference is demonstrated in a set-up where a cell phone interferes with a pressure sensor application. The application is shown in Figure 49.

This application needs two operational amplifiers and therefore a dual operational amplifier is used. The operational amplifier configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. The operational amplifiers are placed in a single-supply configuration.

The experiment is performed on two different dual operational amplifiers: a typical standard operational amplifier and the LMV832, EMI-hardened dual operational amplifier. A cell phone is placed on a fixed position a couple of centimeters from the operational amplifiers in the sensor circuit.

Copyright © 2008–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Feature Description (continued)

When the cell phone is called, the PCB and wiring connected to the operational amplifiers receive the RF signal. Subsequently, the operational amplifiers detect the RF voltages and currents that end up at their pins. The resulting effect on the output of the second operational amplifier is shown in Figure 45.




Figure 45. Comparing EMI Robustness

The difference between the two types of dual operational amplifiers is clearly visible. The typical standard dual operational amplifier has an output shift (disturbed signal) larger than 1 V as a result of the RF signal transmitted by the cell phone. The LMV832, EMI-hardened operational amplifier does not show any significant disturbances. This means that the RF signal will not disturb the signal entering the ADC when using the LMV832.

7.4 Device Functional Modes

7.4.1 Output Characteristics

As already mentioned the output is rail-to-rail. When loading the output with a 10-k Ω resistor the maximum swing of the output is typically 6 mV from the positive and negative rail.

The output of the LMV83x can drive currents up to 30 mA at 3.3 V and even up to 65 mA at 5 V.

The LMV83x can be connected as noninverting unity-gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed at the output of an amplifier along with the output impedance of the amplifier creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the operational amplifier might start oscillating. The LMV83x can directly drive capacitive loads up to 200 pF without any stability issues. In order to drive heavier capacitive loads, an isolation resistor, R_{ISO} , should be used, as shown in Figure 46. By using this isolation resistor, the capacitive load is isolated from the output of the amplifier, and hence, the pole caused by C_L is no longer in the feedback loop. The larger the value of R_{ISO} , the more stable the amplifier will be. If the value of R_{ISO} result in reduced output swing and reduced output current drive.




Figure 46. Isolating Capacitive Load

A resistor value of around 150 Ω would be sufficient. As an example some values are given in Table 1, for 5 V.

Device Functional Modes (continued)

C _{LOAD}	R _{ISO}
300 pF	165 Ω
400 pF	175 Ω
500 pF	185 Ω

Table 1. Resistor Values

7.4.2 CMRR Measurement

The CMRR measurement results may need some clarification. This is because different set-ups are used to measure the AC CMRR and the DC CMRR.

The DC CMRR is derived from ΔV_{OS} versus ΔV_{CM} . This value is stated in the tables, and is tested during production testing. The AC CMRR is measured with the test circuit shown in Figure 47.





Figure 47. AC CMRR Measurement Set-Up

The configuration is largely the usually applied balanced configuration. With potentiometer P1, the balance can be tuned to compensate for the DC offset in the DUT. The main difference is the addition of the buffer. This buffer prevents the open-loop output impedance of the DUT from affecting the balance of the feedback network. Now the closed-loop output impedance of the buffer is a part of the balance. As the closed-loop output impedance is much lower, and by careful selection of the buffer also has a larger bandwidth, the total effect is that the CMRR of the DUT can be measured much more accurately. The differences are apparent in the larger measured bandwidth of the AC CMRR.

One artifact from this test circuit is that the low frequency CMRR results appear higher than expected. This is because in the AC CMRR test circuit the potentiometer is used to compensate for the DC mismatches. So, mainly AC mismatch is all that remains. Therefore, the obtained DC CMRR from this AC CMRR test circuit tends to be higher than the actual DC CMRR based on DC measurements.

The CMRR curve in Figure 48 shows a combination of the AC CMRR and the DC CMRR.







8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMV83x family of amplifiers is specified for operation from 2.7 V to 5.5 V (\pm 1.35 V to \pm 2.25 V). Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

8.2 Typical Application




Figure 49. Pressure Sensor Application

8.2.1 Design Requirements

The LMV83x can be used for pressure sensor applications. Because of their low power the LMV83x are ideal for portable applications, such as blood pressure measurement devices, or portable barometers. This example describes a universal pressure sensor that can be used as a starting point for different types of sensors and applications.

The pressure sensor used in this example functions as a Wheatstone bridge. The value of the resistors in the bridge change when pressure is applied to the sensor. This change of the resistor values will result in a differential output voltage, depending on the sensitivity of the sensor and the applied pressure.

8.2.2 Detailed Design Procedure

The difference between the output at full-scale pressure and the output at zero pressure is defined as the span of the pressure sensor. A typical value for the span is 100 mV. A typical value for the resistors in the bridge is 5 k Ω . Loading of the resistor bridge could result in incorrect output voltages of the sensor. Therefore the selection of the circuit configuration, which connects to the sensor, should take into account a minimum loading of the sensor.

The configuration shown in Figure 49 is simple, and is very useful for the read out of pressure sensors. With two operational amplifiers in this application, the dual LMV832 fits very well. The operational amplifier configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. Given the differential output voltage V_S of the pressure sensor, the output signal of this operational amplifier configuration, V_{OUT} , equals Equation 2:

Copyright © 2008–2015, Texas Instruments Incorporated

(2)

ISTRUMENTS

EXAS

Typical Application (continued)

$$V_{OUT} = \frac{V_{DD}}{2} - \frac{V_S}{2} \left(1 + 2x \frac{R1}{R2} \right)$$

To align the pressure range with the full range of an ADC, the power supply voltage and the span of the pressure sensor are needed. For this example a power supply of 5 V is used and the span of the sensor is 100 mV. When a 100- Ω resistor is used for R2, and a 2.4-k Ω resistor is used for R1, the maximum voltage at the output is 4.95 V and the minimum voltage is 0.05 V. This signal is covering almost the full input range of the ADC. Further processing can take place in the microprocessor following the ADC.

8.2.3 Application Curve

Figure 50 shows the resulting output voltage as R_X is varied between 4.5 k Ω and 5.5 k Ω .




Figure 50. Output Voltage vs R_X



9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI recommends that 10-nF capacitors be placed as close as possible to the operational amplifier power supply pins. For single-supply, place a capacitor between V+ and V- supply leads. For dual supplies, place one capacitor between V+ and ground, and one capacitor between V- and ground.

CAUTION

Supply voltages larger than 6 V can permanently damage the device.

The internal RFI filters shunt the received EMI energy to the supply pins. To maximize the effectiveness of the built-in EMI filters, the power supply pin bypassing should have a low impedance, low inductance path to RF ground.

The normally suggested 0.1-µF and larger capacitors tend to be inductive over the effective frequency range of the EMI filters and are not effective at filtering high frequencies (> 50 MHz). Capacitors with high self-resonance frequencies near the GHz range should be placed at the supply pins. This can be accomplished with small (0805 or less) 10 pF to 100 pF SMT ceramic capacitors placed directly at the supply pins to a solid RF ground. These capacitors will provide a direct AC path for the high-frequency EMI to ground. These capacitors are in addition to, and not a replacement for, the recommended low-frequency supply bypassing capacitors.



10 Layout

10.1 Layout Guidelines

- Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- For single-supply, place a capacitor between V⁺ and V[−].
- For dual supplies, place one capacitor between V⁺ and the board ground, and a second capacitor between ground and V⁻.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational
 amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power
 sources local to the analog circuitry.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pick-up. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information refer to *Circuit Board Layout Techniques*, SLOA089.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular
 as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.

Even with the LMV83x inherent hardening against EMI, TI still recommends to keep the input traces short and as far as possible from RF sources. Then the RF signals entering the chip are as low as possible, and the remaining EMI can be, almost, completely eliminated in the chip by the EMI reducing features of the LMV83x.

10.2 Layout Example




Figure 51. SOT-23 Noninverting Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

LMV831 PSPICE Model, SNOM049

LMV832 PSPICE Model, SNOM050

LMV834 PSPICE Model, SNOM038

TINA-TI SPICE-Based Analog Simulation Program, http://www.ti.com/tool/tina-ti

TI Filterpro Software, http://www.ti.com/tool/filterpro

DIP Adapter Evaluation Module, http://www.ti.com/tool/dip-adapter-evm

TI Universal Operational Amplifier Evaluation Module, http://www.ti.com/tool/opampevm

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- AN-028 Feedback Plots Define Op Amp AC Performance, SBOA015
- Circuit Board Layout Techniques, SLOA089
- Capacitive Load Drive Solution using an Isolation Resistor, TIPD128
- Handbook of Operational Amplifier Applications, SBOA092
- EMI-Hardened Operational Amplifiers for Robust Circuit Design, SNOA817
- AN-1698 A Specification for EMI Hardened Operational Amplifiers, SNOA497
- AN-1867 EMIRR Evaluation Boards for LMV831/LMV832/LMV834 (Boards are no longer available for reference only), SNOA530

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY						
LMV831	Click here	Click here	Click here	Click here	Click here						
LMV832	Click here	Click here	Click here	Click here	Click here						
LMV834	Click here	Click here	Click here	Click here	Click here						

Table 2. Related Links

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

Copyright © 2008–2015, Texas Instruments Incorporated

LMV831, LMV832, LMV834

SNOSAZ6C - AUGUST 2008 - REVISED NOVEMBER 2015



www.ti.com

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(-)	(=/			(-)	(4)	(5)		(-)
LMV831MG/NOPB	Active	Production	SC70 (DCK) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AFA
LMV831MG/NOPB.A	Active	Production	SC70 (DCK) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AFA
LMV831MGE/NOPB	Active	Production	SC70 (DCK) 5	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AFA
LMV831MGE/NOPB.A	Active	Production	SC70 (DCK) 5	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AFA
LMV831MGX/NOPB	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AFA
LMV831MGX/NOPB.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AFA
LMV832MM/NOPB	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AU5A
LMV832MM/NOPB.A	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AU5A
LMV832MME/NOPB	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AU5A
LMV832MME/NOPB.A	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AU5A
LMV832MMX/NOPB	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AU5A
LMV832MMX/NOPB.A	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AU5A
LMV834MT/NOPB	Active	Production	TSSOP (PW) 14	94 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMV834 MT
LMV834MT/NOPB.A	Active	Production	TSSOP (PW) 14	94 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMV834 MT
LMV834MTX/NOPB	Active	Production	TSSOP (PW) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMV834 MT
LMV834MTX/NOPB.A	Active	Production	TSSOP (PW) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMV834 MT

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



23-May-2025

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV831MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV831MGE/NOPB	SC70	DCK	5	250	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV831MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV832MM/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV832MME/NOPB	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV832MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV834MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

1-Aug-2025




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV831MG/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV831MGE/NOPB	SC70	DCK	5	250	208.0	191.0	35.0
LMV831MGX/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0
LMV832MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMV832MME/NOPB	VSSOP	DGK	8	250	208.0	191.0	35.0
LMV832MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV834MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

1-Aug-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMV834MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06
LMV834MT/NOPB.A	PW	TSSOP	14	94	495	8	2514.6	4.06

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated