

www.ti.com

SNOS414I-AUGUST 1999-REVISED AUGUST 2013

LMV721-N/LMV722 10MHz, Low Noise, Low Voltage, and Low Power Operational Amplifier

Check for Samples: LMV721-N, LMV722-N

FEATURES

- (For Typical, 5 V Supply Values; Unless Otherwise Noted)
- Ensured 2.2V and 5.0V Performance
- Low Supply Current LMV721-N/2 930µA/Amplifier at 2.2V
- High Unity-Gain Bandwidth 10MHz
- Rail-to-Rail Output Swing
 - at 600Ω Load 120mV from Either Rail at 2.2V
 - at $2k\Omega$ Load 50mV from Either Rail at 2.2V
- Input Common Mode Voltage Range Includes Ground
- Silicon Dust, SC70-5 Package 2.0x2.0x1.0 mm
- Input Voltage Noise 9 nV/\(\sqrt{Hz}\) at f = 1KHz

APPLICATIONS

- Cellular an Cordless Phones
- Active Filter and Buffers
- Laptops and PDAs
- Battery Powered Electronics

Typical Application

DESCRIPTION

The LMV721-N (Single) and LMV722 (Dual) are low noise, low voltage, and low power op amps, that can be designed into a wide range of applications. The LMV721-N/LMV722 has a unity gain bandwidth of 10MHz, a slew rate of 5V/us, and a quiescent current of 930uA/amplifier at 2.2V.

The LMV721-N/722 are designed to provide optimal performance in low voltage and low noise systems. They provide rail-to-rail output swing into heavy loads. The input common-mode voltage range includes ground, and the maximum input offset voltage are 3.5mV (Over Temp) for the LMV721-N/LMV722. Their capacitive load capability is also good at low supply voltages. The operating range is from 2.2V to 5.5V.

The chip is built with TI's advanced Submicron Silicon-Gate BiCMOS process. The single version, LMV721-N, is available in 5 pin SOT-23 and a SC70 (new) package. The dual version, LMV722, is available in an SOIC-8 and VSSOP-8 package.




Figure 1. A Battery Powered Microphone Preamplifier

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

www.ti.com

Absolute Maximum Ratings (1)(2)

ESD Tolerance ⁽³⁾	
Human Body Model	2000V
Machine Model	100V
Differential Input Voltage	± Supply Voltage
Supply Voltage (V ⁺ – V ⁻)	6V
Soldering Information	
Infrared or Convection (20 sec.)	235°C
Storage Temp. Range	−65°C to 150°C
Junction Temperature ⁽⁴⁾	150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Human body model, 1.5 k Ω in series with 100 pF. Machine model, 200 Ω in series with 100 pF.

(4) The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Operating Ratings ⁽¹⁾

Supply Voltage	2.2V to 5.5V
Temperature Range	-40°C ≤T _J ≤85°C
Thermal Resistance (θ_{JA})	
Silicon Dust SC70-5 Pkg	440°C/W
Tiny SOT-23 package	265 °C/W
SOIC package, 8-pin Surface Mount	190°C/W
VSSOP package, 8-Pin Mini Surface Mount	235 °C/W
SOIC package, 14-Pin Surface Mount	145°C/W

(1) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 30 mA over long term may adversely affect reliability.

2.2V DC Electrical Characteristics

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$. $V^+ = 2.2V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_{\perp} > 1 \text{ M}\Omega$. Boldface limits apply at the temperature extremes.

Parameter		Test Conditions	Тур ⁽¹⁾	Limit ⁽²⁾	Units
V _{OS}	Input Offset Voltage		0.02	3 3.5	mV max
TCV _{OS}	Input Offset Voltage Average Drift		0.6		µV/°C
I _B	Input Bias Current		260		nA
I _{OS}	Input Offset Current		25		nA
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 1.3V$	88	70 64	dB min
PSRR	Power Supply Rejection Ratio	$2.2V \le V^+ \le 5V, V_0 = 0 V_{CM} = 0$	90	70 64	dB min
V _{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50dB	-0.30		V
			1.3		V
A _V	Large Signal Voltage Gain	R_L =600Ω V_O = 0.75V to 2.00V	81	75 60	dB min
		$\begin{array}{l} R_L = 2k\Omega \\ V_O = 0.50 V \text{ to } 2.10 V \end{array}$	84	75 60	dB min

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.



www.ti.com

2.2V DC Electrical Characteristics (continued)

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$. V⁺ = 2.2V, V⁻ = 0V, V_{CM} = V⁺/2, V_O = V⁺/2 and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Parameter		Test Conditions	Тур ⁽¹⁾	Limit ⁽²⁾	Units	
Vo	Output Swing	$R_L = 600\Omega$ to V ⁺ /2	2.125	2.090 2.065	V min	
			0.071	0.120 0.145	V max	
		$R_L = 2k\Omega$ to V ⁺ /2	2.177	2.150 2.125	V min	
			0.056	0.080 0.105	V max	
l _O	Output Current	Sourcing, $V_O = 0V$ $V_{IN}(diff) = \pm 0.5V$	14.9	10.0 5.0	mA min	
	Sinking, $V_O = 2.2V$ $V_{IN}(diff) = \pm 0.5V$	17.6	10.0 5.0	mA min		
I _S	Supply Current	LMV721-N	0.93	1.2 1.5	mA	
	LMV722	1.81	2.2 2.6	max		

2.2V AC Electrical Characteristics

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}$ C. V⁺ = 2.2V, V⁻ = 0V, V_{CM} = V⁺/2, V_O = V⁺/2 and R_L > 1 M Ω .**Boldface** limits apply at the temperature extremes.

Parameter		Test Conditions	Тур ⁽¹⁾	Units	
SR	Slew Rate	(2)	4.9	V/µs	
GBW	Gain-Bandwidth Product		10	MHz	
Φ _m	Phase Margin		67.4	Deg	
G _m	Gain Margin		-9.8	dB	
e _n	Input-Referred Voltage Noise	f = 1 kHz	9	nV/√Hz	
i _n	Input-Referred Current Noise	f = 1 kHz	0.3	pA/√Hz	
THD	Total Harmonic Distortion	$ f = 1 \text{ kHz } A_V = 1 \\ R_L = 600\Omega, V_O = 500 \text{ mV}_{PP} $	0.004	%	

(1) Typical Values represent the most likely parametric norm.

(2) Connected as voltage follower with 1V step input. Number specified is the slower of the positive and negative slew rate.

5V DC Electrical Characteristics

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_L > 1 M\Omega$. Boldface limits apply at the temperature extremes.

Parameter		Parameter Test Conditions			
V _{OS}	Input Offset Voltage		-0.08	3 3.5	mV max
TCV _{OS}	Input Offset Voltage Average Drift		0.6		µV/°C
I _B	Input Bias Current		260		nA
I _{OS}	Input Offset Current		25		nA
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 4.1V$	89	70 64	dB min
PSRR	Power Supply Rejection Ratio	$2.2V \le V^+ \le 5.0V, V_0 = 0 V_{CM} = 0$	90	70 64	dB min
V _{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50dB	-0.30		V
			4.1		V

(1) Typical Values represent the most likely parametric norm.

⁽²⁾ All limits are specified by testing or statistical analysis.



www.ti.com

5V DC Electrical Characteristics (continued)

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_L > 1 \text{ M}\Omega$. **Boldface** limits apply at the temperature extremes.

Parameter		Test Conditions	Тур ⁽¹⁾	Limit ⁽²⁾	Units
A _V	Large Signal Voltage Gain	$R_L = 600\Omega$ V _O = 0.75V to 4.80V	87	80 70	dB min
		$R_L = 2k\Omega,$ V _O = 0.70V to 4.90V,	94	85 70	dB min
Vo	Output Swing	$R_L = 600\Omega$ to V ⁺ /2	4.882	4.840 4.815	V min
			0.134	0.190 0.215	V max
		$R_L = 2k\Omega$ to V ⁺ /2	4.952	4.930 4.905	V min
			0.076	0.110 0.135	V max
I ₀	Output Current	Sourcing, $V_O = 0V$ $V_{IN}(diff) = \pm 0.5V$	52.6	25.0 12.0	mA min
		Sinking, $V_O = 5V$ V_{IN} (diff) = ±0.5V	23.7	15.0 8.5	mA min
۱ _s	S Supply Current	LMV721-N	1.03	1.4 1.7	mA
		LMV722	2.01	2.4 2.8	max

5V AC Electrical Characteristics

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_{\perp} > 1 \text{ M}\Omega$. Boldface limits apply at the temperature extremes.

Parameter		Test Conditions	Тур ⁽¹⁾	Units	
SR	Slew Rate	(2)	5.25	V/µs	
GBW	Gain-Bandwidth Product		10.0	MHz	
Φ _m	Phase Margin		72	Deg	
G _m	Gain Margin		-11	dB	
e _n	Input-Related Voltage Noise	f = 1 kHz	8.5	nV/√Hz	
i _n	Input-Referred Current Noise	f = 1 kHz	0.2	pa/√ Hz	
THD	Total Harmonic Distortion	$ f = 1 kHz, A_V = 1 \\ R_L = 600\Omega, V_O = 1 V_{PP} $	0.001	%	

(1) Typical Values represent the most likely parametric norm.

(2) Connected as voltage follower with 1V step input. Number specified is the slower of the positive and negative slew rate.


Copyright © 1999–2013, Texas Instruments Incorporated





EXAS


INSTRUMENTS

Typical Performance Characteristics











Texas **NSTRUMENTS**


SNOS414I-AUGUST 1999-REVISED AUGUST 2013




6















Copyright © 1999-2013, Texas Instruments Incorporated




5

www.ti.com

SNOS414I - AUGUST 1999 - REVISED AUGUST 2013









www.ti.com

SNOS414I - AUGUST 1999 - REVISED AUGUST 2013

APPLICATION NOTES

BENEFITS OF THE LMV721-N/722 SIZE

The small footprints of the LMV721-N/722 packages save space on printed circuit boards, and enable the design of smaller electronic products, such as cellular phones, pagers, or other portable systems. The low profile of the LMV721-N/722 make them possible to use in PCMCIA type III cards.

- **Signal Integrity** Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the LMV721-N/722 can be placed closer to the signal source, reducing noise pickup and increasing signal integrity.
- **Simplified Board Layout** These products help you to avoid using long pc traces in your pc board layout. This means that no additional components, such as capacitors and resistors, are needed to filter out the unwanted signals due to the interference between the long pc traces.
- Low Supply Current These devices will help you to maximize battery life. They are ideal for battery powered systems.
- Low Supply Voltage TI provides ensured performance at 2.2V and 5V. These specifications ensure operation throughout the battery lifetime.
- **Rail-to-Rail Output** Rail-to-rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.
- Input Includes Ground Allows direct sensing near GND in single supply operation.

Protection should be provided to prevent the input voltages from going negative more than -0.3V (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

CAPACITIVE LOAD TOLERANCE

The LMV721-N/722 can directly drive 4700pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. To drive a heavier capacitive load, circuit in Figure 23 can be used.




Figure 23. Indirectly Driving A capacitive Load Using Resistive Isolation

In Figure 23, the isolation resistor R_{ISO} and the load capacitor C_L form a pole to increase stability by adding more phase margin to the overall system. the desired performance depends on the value of R_{ISO}. The bigger the R_{ISO} resistor value, the more stable V_{OUT} will be. Figure 24 is an output waveform of Figure 23 using 100k Ω for R_{ISO} and 2000µF for C_L.



www.ti.com

SNOS414I - AUGUST 1999 - REVISED AUGUST 2013




Figure 24. Pulse Response of the LMV721-N Circuit in Figure 23

The circuit in Figure 25 is an improvement to the one in Figure 23 because it provides DC accuracy as well as AC stability. If there were a load resistor in Figure 23, the output would be voltage divided by R_{ISO} and the load resistor. Instead, in Figure 25, R_F provides the DC accuracy by using feed-forward techniques to connect V_{IN} to R_L . Caution is needed in choosing the value of R_F due to the input bias current of the LMV721-N/722. C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop. Increased capacitive drive is possible by increasing the value of C_F . This in turn will slow down the pulse response.





Figure 25. Indirectly Driving A Capacitive Load with DC Accuracy

INPUT BIAS CURRENT CANCELLATION

The LMV721-N/722 family has a bipolar input stage. The typical input bias current of LMV721-N/722 is 260nA with 5V supply. Thus a $100k\Omega$ input resistor will cause 26mV of error voltage. By balancing the resistor values at both inverting and non-inverting inputs, the error caused by the amplifier's input bias current will be reduced. The circuit in Figure 26 shows how to cancel the error caused by input bias current.







www.ti.com

TYPICAL SINGLE-SUPPLY APPLICATION CIRCUITS

Difference Amplifier

The difference amplifier allows the subtraction of two voltages or, as a special case, the cancellation of a signal common to two inputs. It is useful as a computational amplifier, in making a differential to single-ended conversion or in rejecting a common mode signal.




Figure 27. Difference Application

(1)

(2)	

Instrumentation Circuits

for R1 = R3 and R2 = R4 $V_{OUT} = \frac{R2}{R1} (V_2 - V_1) + \frac{V^+}{2}$

The input impendance of the previous difference amplifier is set by the resistor R_1 , R_2 , R_3 and R_4 . To eliminate the problems of low input impendance, one way is to use a voltage follower ahead of each input as shown in the following two instrumentation amplifiers.

Three-op-amp Instrumentation Amplifier

 $V_{OUT} = \left(\frac{R1 + R2}{R3 + R4}\right)\frac{R4}{R1}V_2 - \frac{R2}{R1}V_1 + \left(\frac{R1 + R2}{R3 + R4}\right)\frac{R3}{R1} \cdot \frac{V^+}{2}$

The LMV721-N/722 can be used to build a three-op-amp instrumentation amplifier as shown in Figure 28




Figure 28. Three-op-amp Instrumentation Amplifier

The first stage of this instrumentation amplifier is a differential-input, differential-output amplifier, with two voltage followers. These two voltage followers assure that the input impedance is over 100M Ω . The gain of this instrumentation amplifier is set by the ratio of R_2/R_1 . R_3 should equal R_1 and R_4 equal R_2 . Matching of R_3 to R_1 and R_4 to R_2 affects the CMRR. For good CMRR over temperature, low drift resistors should be used. Making R_4 slightly smaller than R_2 and adding a trim pot equal to twice the difference between R_2 and R_4 will allow the CMRR to be adjusted for optimum.

Copyright © 1999–2013, Texas Instruments Incorporated

Two-op-amp Instrumentation Amplifier

A two-op-amp instrumentation amplifier can also be used to make a high-input impedance DC differential amplifier (Figure 29). As in the two-op-amp circuit, this instrumentation amplifier requires precise resistor matching for good CMRR. R_4 should equal to R_1 and R_3 should equal R_2 .



$$V_0 = \left(1 + \frac{R4}{R3}\right) (V_2 - V_1)$$
, where R1 = R4 and R2 = R3
As shown: $V_0 = 2(V_2 - V_1)$

Single-Supply Inverting Amplifier

There may be cases where the input signal going into the amplifier is negative. Because the amplifier is operating in single supply voltage, a voltage divider using R_3 and R_4 is implemented to bias the amplifier so the input signal is within the input common-common voltage range of the amplifier. The capacitor C_1 is placed between the inverting input and resistor R_1 to block the DC signal going into the AC signal source, V_{IN} . The values of R_1 and C_1 affect the cutoff frequency, fc = $\frac{1}{2}\pi R_1 C_1$.


As a result, the output signal is centered around mid-supply (if the voltage divider provides $V^+/2$ at the non-inverting input). The output can swing to both rails, maximizing the signal-to-noise ratio in a low voltage system.

Figure 30. Single-Supply Inverting Amplifier

Simple Low-Pass Active Filter

 $V_{OUT} = -\frac{R2}{R1}V_{IN}$


The simple low-pass filter is shown in Figure 31. Its low-pass frequency gain ($\omega \rightarrow o$) is defined by $-R_3/R_1$. This allows low-frequency gains other than unity to be obtained. The filter has a -20dB/decade roll-off after its corner frequency fc. R_2 should be chosen equal to the parallel combination of R_1 and R_3 to minimize error due to bias current. The frequency response of the filter is shown in Figure 32.



(3)

ISTRUMENTS

FXAS



www.ti.com

FXAS

NSTRUMENTS




Figure 31. Simple Low-Pass Active Filter




Figure 32. Frequency Response of Simple Low-pass Active Filter in Figure 31

Note that the single-op-amp active filters are used in to the applications that require low quality factor, $Q(\le 10)$, low frequency (≤ 5 KHz), and low gain (≤ 10), or a small value for the product of gain times $Q(\le 100)$. The op amp should have an open loop voltage gain at the highest frequency of interest at least 50 times larger than the gain of the filter at this frequency. In addition, the selected op amp should have a slew rate that meets the following requirement:

Slew Rate $\ge 0.5 \text{ x} (\omega_{\text{H}} \text{ V}_{\text{OPP}}) \text{ X } 10^{-6} \text{V/}\mu\text{sec}$

where

- ω_H is the highest frequency of interest
- V_{OPP} is the output peak-to-peak voltage




Figure 33. A Battery Powered Microphone Preamplifier

LMV721-N, LMV722-N




www.ti.com

SNOS414I - AUGUST 1999 - REVISED AUGUST 2013


Here is a LMV721-N used as a microphone preamplifier. Since the LMV721-N is a low noise and low power op amp, it makes it an ideal candidate as a battery powered microphone preamplifier. The LMV721-N is connected in an inverting configuration. Resistors, $R_1 = R_2 = 4.7k\Omega$, sets the reference half way between $V_{CC} = 3V$ and ground. Thus, this configures the op amp for single supply use. The gain of the preamplifier, which is 50 (34dB), is set by resistors $R_3 = 10k\Omega$ and $R_4 = 500k\Omega$. The gain bandwidth product for the LMV721-N is 10 MHz. This is sufficient for most audio application since the audio range is typically from 20 Hz to 20kHz. A resistor $R_5 = 5k\Omega$ is used to bias the electret microphone. Capacitors $C_1 = C_2 = 4.7\mu$ F placed at the input and output of the op amp to block out the DC voltage offset.

Connection Diagrams



OUT A 1 8 V⁺ - IN A 2 7 OUT B + IN A 3 6 - IN B V⁻ 4 5 + IN B

Figure 34. 5-Pin SC70 and SOT-23 Packages See Package Numbers DCK0005A AND DBV0005A



15

Submit Documentation Feedback

SNOS414I - AUGUST 1999 - REVISED AUGUST 2013

REVISION HISTORY

Changes from Revisio Changed layout of National Data Sheet to TI format 14

EXAS STRUMENTS

www.ti.com



on G (March 2013) to Revision H	Page



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
LMV721M5/NOPB	Active	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A30A
LMV721M5/NOPB.A	Active	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A30A
LMV721M5X/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A30A
LMV721M5X/NOPB.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A30A
LMV721M7/NOPB	Active	Production	SC70 (DCK) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A20
LMV721M7/NOPB.A	Active	Production	SC70 (DCK) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A20
LMV721M7X/NOPB	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A20
LMV721M7X/NOPB.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A20
LMV722M/NOPB	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMV 722M
LMV722M/NOPB.A	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMV 722M
LMV722MM/NOPB	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	V722
LMV722MM/NOPB.A	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	V722
LMV722MMX/NOPB	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	V722
LMV722MMX/NOPB.A	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	V722
LMV722MX/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMV 722M
LMV722MX/NOPB.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMV 722M

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

23-May-2025

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV722-N :

• Automotive : LMV722-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV721M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV721M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV721M7/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV721M7X/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV722MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV722MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV722MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)					
LMV721M5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0					
LMV721M5X/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0					
LMV721M7/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0					
LMV721M7X/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0					
LMV722MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0					
LMV722MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0					
LMV722MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0					

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMV722M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMV722M/NOPB.A	D	SOIC	8	95	495	8	4064	3.05

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.




DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated