

LMV34x Rail-to-Rail Output CMOS Operational Amplifiers With Shutdown

1 Features

- 2.7V and 5V performance
- Rail-to-rail output swing
- Input bias current: 1pA (typical)
- Input offset voltage: 0.25mV (typical)
- Low supply current: 100 μ A (typical)
- Low shutdown current: 45pA (typical)
- Gain bandwidth of 1MHz (typical)
- Slew rate: 1V/ μ s (typical)
- Turn-on time from shutdown: 5 μ s (typical)
- Input referred voltage noise (at 10kHz): 20nV/ $\sqrt{\text{Hz}}$
- ESD protection exceeds JESD 22:
 - 2000V Human-Body Model (HBM)
 - 750V Charged-device model (CDM)

2 Applications

- Cordless and cellular phones
- Consumer electronics (laptops, PDAs)
- Audio preamplifiers for voice
- Portable, battery-powered electronic equipment
- Supply-current monitoring
- Battery monitoring
- Buffers
- Filters
- Drivers

3 Description


The LMV34x devices are single, dual, and quad CMOS operational amplifiers, respectively, with low voltage, low power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1pA (typical) and an offset voltage of 0.25mV (typical). The single-supply amplifier is designed specifically for low-voltage (2.7V to 5V) operation, with a wide common-mode input voltage range that typically extends from $-0.2V$ to $0.8V$ from the positive supply rail. The LMV341 (single) also offers a shutdown (SHDN) pin that can be used to disable the device. In shutdown mode, the supply current is reduced to 33nA (typical). Additional features of the family are a 20nV/ $\sqrt{\text{Hz}}$ voltage noise at 10kHz, 1MHz unity-gain bandwidth, 1V/ μ s slew rate, and 100 μ A current consumption per channel.

Offered in both the SOT-23 and smaller SC70 packages, the LMV341 is suitable for the most space-constraint applications. The LMV342 dual device is offered in the standard SOIC and VSSOP packages. An extended industrial temperature range from -40°C to 125°C makes these devices suitable in a wide variety of commercial and industrial environments.

Package Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
LMV341IDCK	DCK (SC70, 6)	2.00mm \times 1.25mm
LMV341IDBV	DBV (SOT-23, 6)	2.90mm \times 1.60mm
LMV342ID	D (SOIC, 8)	4.90mm \times 3.91mm
LMV342IDGK	DGK (VSSOP, 8)	3.00mm \times 3.00mm
LMV344ID	D (SOIC, 14)	8.65mm \times 3.91mm
LMV344IPW	PW (TSSOP, 14)	5.00mm \times 4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Sample-and-Hold Circuit



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features	1	6.4 Device Functional Modes.....	15
2 Applications	1	7 Application and Implementation	16
3 Description	1	7.1 Application Information.....	16
4 Pin Configuration and Functions	3	7.2 Typical Application.....	16
5 Specifications	5	8 Power Supply Recommendations	17
5.1 Absolute Maximum Ratings.....	5	9 Layout	17
5.2 ESD Ratings.....	5	9.1 Layout Guidelines.....	17
5.3 Recommended Operating Conditions.....	5	9.2 Layout Examples.....	18
5.4 Thermal Information.....	5	10 Device and Documentation Support	19
5.5 Electrical Characteristics: $V_+ = 2.7V$	6	10.1 Receiving Notification of Documentation Updates..	19
5.6 Electrical Characteristics: $V_+ = 5V$	7	10.2 Support Resources.....	19
5.7 Shutdown Characteristics: $V_+ = 2.7V$	8	10.3 Trademarks.....	19
5.8 Shutdown Characteristics: $V_+ = 5V$	8	10.4 Electrostatic Discharge Caution.....	19
5.9 Typical Characteristics.....	9	10.5 Glossary.....	19
6 Detailed Description	15	11 Revision History	19
6.1 Overview.....	15	12 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram.....	15	Information.....	19
6.3 Feature Description.....	15		

4 Pin Configuration and Functions




Figure 4-1. DBV or DCK Package, 6-Pin SOT-23 or SC70 (Top View)

Table 4-1. Pin Functions: LMV341

PIN		I/O	DESCRIPTION
NAME	SOT-23, SC70		
IN+	1	I	Noninverting input on channel 1
IN-	3	I	Inverting input on channel 1
OUT	4	O	Output on channel 1
GND	2	—	Ground
SHDN	5	I	Shutdown active low
V ₊	6	—	Positive power supply




Figure 4-2. D or DGK Package, 8-Pin SOIC or VSSOP (Top View)

Table 4-2. Pin Functions: LMV342

PIN		I/O	DESCRIPTION
NAME	SOIC, VSSOP		
1IN+	3	I	Noninverting input on channel 1
1IN-	2	I	Inverting input on channel 1
1OUT	1	O	Output on channel 1
2IN+	5	I	Noninverting input on channel 2
2IN-	6	I	Inverting input on channel 2
2OUT	7	O	Output on channel 2
GND	4	—	Ground
V ₊	8	—	Positive power supply




Figure 4-3. D or PW Package, 14-Pin SOIC or TSSOP (Top View)

Table 4-3. Pin Functions: LMV344

PIN		I/O	DESCRIPTION
NAME	SOIC, TSSOP		
1IN+	3	I	Noninverting input on channel 1
1IN-	2	I	Inverting input on channel 1
1OUT	1	O	Output on channel 1
2IN+	5	I	Noninverting input on channel 2
2IN-	6	I	Inverting input on channel 2
2OUT	7	O	Output on channel 2
3IN+	10	I	Noninverting input on channel 3
3IN-	9	I	Inverting input on channel 3
3OUT	8	O	Output on channel 3
4IN+	12	I	Noninverting input on channel 4
4IN-	13	I	Inverting input on channel 4
4OUT	14	O	Output on channel 4
GND	11	—	Ground
V ₊	4	—	Positive power supply

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V ₊	Supply voltage ⁽²⁾	-0.3	5.5	V
V _{ID}	Differential input voltage ⁽³⁾		±5.5	V
V _I	Input voltage (either input)	-0.3	5.5	V
V _O	Output voltage	-0.3	V _{CC} + 0.3	V
T _J	Operating virtual junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values (except differential voltages) are with respect to the network GND.
 (3) Differential voltages are at IN+ with respect to IN-.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V ₊	Supply voltage (single-supply operation)		2.5	5.5	V
T _A	Operating free-air temperature		-40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LMV342		LMV344		LMV341		LMV342	LMV344	UNIT
	D (SOIC)		DBV (SOT-23)	DCK (SC70)	DGK (VSSOP)	PW (TSSOP)			
	8 PINS	14 PINS	6 PINS	6 PINS	8 PINS	14 PINS			
R _{θJA}	Junction-to-ambient thermal resistance ^{(2) (3)}	123.9	88.7	193.4	196.8	192.3	118	°C/W	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	70.2	49	145.6	82.4	78.2	46.9	°C/W	
R _{θJB}	Junction-to-board thermal resistance	64.1	43	44.1	95.2	112.6	59.7	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	25	16.9	34.1	1.8	15.2	5.1	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	63.6	42.7	43.4	93.2	111.2	59.1	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

(2) Maximum power dissipation is a function of T_J(max), R_{θJA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) – T_A)/R_{θJA}. Operating at the absolute maximum T_J of 150°C can affect reliability.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

5.5 Electrical Characteristics: $V_+ = 2.7V$

$V_+ = 2.7V$, GND = 0V, $V_{IC} = V_O = V_+/2$, $R_L > 1M\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A	MIN	TYP ⁽¹⁾	MAX	UNIT	
V_{IO}	Input offset voltage			25°C		0.25	4	mV	
				Full range			4.5		
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.7		µV/°C	
I_{IB}	Input bias current			25°C	1	120		pA	
				–40°C to 85°C			250		
				–40°C to 125°C			3		
I_{IO}	Input offset current			25°C		6.6		fA	
CMRR	Common-mode rejection ratio	$0 \leq V_{ICR} \leq 1.7V$		25°C	56	80		dB	
		$0 \leq V_{ICR} \leq 1.6V$		Full range	50				
k_{SVR}	Supply-voltage rejection ratio	$2.7V \leq V_+ \leq 5V$		25°C	65	82		dB	
				Full range	60				
V_{ICR}	Common-mode input voltage range	Lower range, CMRR $\geq 50dB$		25°C		–0.2	0	V	
		Upper range, CMRR $\geq 50dB$		25°C	1.7	1.9			
A_V	Large-signal voltage gain ⁽²⁾	$R_L = 10k\Omega$ to 1.35V		25°C	78	113		dB	
				Full range	70				
		$R_L = 2k\Omega$ to 1.35V		25°C	72	103			
				Full range	64				
V_O	Output swing (delta from supply rails)	$R_L = 2k\Omega$ to 1.35V	Low level	25°C	24	60		mV	
				Full range		95			
			High level	25°C	26	60			
				Full range		95			
		$R_L = 10k\Omega$ to 1.35V	Low level	25°C	5	30			
				Full range		40			
			High level	25°C	5.3	30			
				Full range		40			
I_{CC}	Supply current (per channel)			25°C	150	200		µA	
				Full range		230			
I_{OS}	Output short-circuit current	Sourcing	LMV341, LMV342	25°C	20	32		mA	
			LMV344		18	24			
		Sinking			15	24			
SR	Slew rate	$R_L = 10k\Omega$ ⁽³⁾		25°C		1		V/µs	
GBM	Unity-gain bandwidth	$R_L = 10k\Omega$, $C_L = 200pF$		25°C		1		MHz	
Φ_m	Phase margin	$R_L = 100k\Omega$		25°C		72		°	
G_m	Gain margin	$R_L = 100k\Omega$		25°C		20		dB	
V_n	Equivalent input noise voltage	$f = 1kHz$		25°C		40		nV/√Hz	
I_n	Equivalent input noise current	$f = 1kHz$		25°C		0.001		pA/√Hz	
THD	Total harmonic distortion	$f = 1kHz$, $A_V = 1$, $R_L = 600\Omega$, $V_I = 1V_{PP}$		25°C		0.017%			

(1) Typical values represent the most likely parametric norm.

(2) GND + 0.2V $\leq V_O \leq V_+ - 0.2V$

(3) Connected as voltage follower with 2V_{PP} step input. Number specified is the slower of the positive and negative slew rates.

5.6 Electrical Characteristics: $V_+ = 5V$

$V_+ = 5V$, GND = 0V, $V_{IC} = V_O = V_+/2$, $R_L > 1M\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IO}	Input offset voltage			25°C		0.25	4	mV	
				Full range			4.5		
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.9		µV/°C	
I _{IB}	Input bias current			25°C	1	200		pA	
				–40°C to 85°C			375		
				–40°C to 125°C			5		
I _{IO}	Input offset current			25°C		6.6		fA	
CMRR	Common-mode rejection ratio	$0 \leq V_{ICR} \leq 4V$		25°C	56	86		dB	
		$0 \leq V_{ICR} \leq 3.9V$		Full range	50				
k _{SVR}	Supply-voltage rejection ratio	$2.7V \leq V_+ \leq 5V$		25°C	65	82		dB	
				Full range	60				
V _{ICR}	Common-mode input voltage range	Lower range, CMRR $\geq 50dB$		25°C		–0.2	0	V	
		Upper range, CMRR $\geq 50dB$		25°C	4	4.2			
A _V	Large-signal voltage gain ⁽²⁾	$R_L = 10k\Omega$ to 2.5V		25°C	78	116		dB	
				Full range	70				
		$R_L = 2k\Omega$ to 2.5V		25°C	72	107			
				Full range	64				
V _O	Output swing (delta from supply rails)	$R_L = 2k\Omega$ to 2.5V	Low level	25°C	32	60		mV	
				Full range		95			
			High level	25°C	34	60			
				Full range		95			
		$R_L = 10k\Omega$ to 2.5V	Low level	25°C	7	30			
				Full range		40			
			High level	25°C	7	30			
				Full range		40			
I _{CC}	Supply current (per channel)			25°C		150	200	µA	
				Full range			260		
I _{OS}	Output short-circuit current	Sourcing	LMV341, LMV342	25°C	85	113		mA	
			LMV344		85	113			
		Sinking			50	75			
SR	Slew rate	$R_L = 10k\Omega$ ⁽³⁾		25°C		1		V/µs	
GBM	Unity-gain bandwidth	$R_L = 10k\Omega$, $C_L = 200pF$		25°C		1		MHz	
Φ_m	Phase margin	$R_L = 100k\Omega$		25°C		70		°	
G_m	Gain margin	$R_L = 100k\Omega$		25°C		20		dB	
V _n	Equivalent input noise voltage	$f = 1kHz$		25°C		39		nV/√Hz	
I _n	Equivalent input noise current	$f = 1kHz$		25°C		0.001		pA/√Hz	
THD	Total harmonic distortion	$f = 1kHz$, $A_V = 1$, $R_L = 600\Omega$, $V_I = 1V_{PP}$		25°C		0.012%			

(1) Typical values represent the most likely parametric norm.

(2) GND + 0.2V $\leq V_O \leq V_+ - 0.2V$

(3) Connected as voltage follower with 2V_{PP} step input. Number specified is the slower of the positive and negative slew rates.

5.7 Shutdown Characteristics: $V_+ = 2.7V$

$V_+ = 2.7V$, $GND = 0V$, $V_{IC} = V_O = V_+/2$, $R_L > 1M\Omega$ (unless otherwise noted)


PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
$I_{CC(SHDN)}$ Supply current in shutdown mode	$V_{SD} = 0V$	25°C	0.045	1000	nA	
		Full range		1.5	μA	
$t_{(on)}$ Amplifier turnon time		25°C	5		μs	
V_{SD} Recommended shutdown pin voltage range	ON mode	25°C	2.4	2.7		V
	Shutdown mode		0	0.2		

5.8 Shutdown Characteristics: $V_+ = 5V$

$V_+ = 5V$, $GND = 0V$, $V_{IC} = V_O = V_+/2$, $R_L > 1M\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
$I_{CC(SHDN)}$ Supply current in shutdown mode	$V_{SD} = 0V$	25°C	0.033	1		μA
		Full range		1.5		
$t_{(on)}$ Amplifier turnon time		25°C	5		μs	
V_{SD} Recommended shutdown pin voltage range	ON mode	25°C	4.5	5		V
	Shutdown mode		0	0.2		

5.9 Typical Characteristics



5.9 Typical Characteristics (continued)




Figure 5-7. Sink Current vs Output Voltage




Figure 5-8. Sink Current vs Output Voltage




Figure 5-9. Offset Voltage vs Common-Mode Voltage




Figure 5-10. Offset Voltage vs Common-Mode Voltage




Figure 5-11. Input Voltage vs Output Voltage




Figure 5-12. Input Voltage vs Output Voltage

5.9 Typical Characteristics (continued)




Figure 5-13. Slew Rate vs Supply Voltage




Figure 5-14. Slew Rate vs Temperature




Figure 5-15. Slew Rate vs Temperature




Figure 5-16. CMRR vs Frequency




Figure 5-17. PSRR vs Frequency




Figure 5-18. Input Voltage Noise vs Frequency

5.9 Typical Characteristics (continued)




Figure 5-19. Total Harmonic Distortion + Noise vs Frequency




Figure 5-20. Total Harmonic Distortion + Noise vs Output Voltage




Figure 5-21. Gain and Phase Margin vs Frequency






Figure 5-22. Gain and Phase Margin vs Frequency



(R_L = 600Ω, 2kΩ, 100kΩ)


Figure 5-23. Gain and Phase Margin vs Frequency



(C_L = 0 pF, 100 pF, 500 pF, 1000 pF)

Figure 5-24. Gain and Phase Margin vs Frequency

5.9 Typical Characteristics (continued)



5.9 Typical Characteristics (continued)




Figure 5-31. Small-Signal Inverting Response




Figure 5-32. Large-Signal Inverting Response




Figure 5-33. Small-Signal Inverting Response




Figure 5-34. Large-Signal Inverting Response




Figure 5-35. Small-Signal Inverting Response





Figure 5-36. Large-Signal Inverting Response

6 Detailed Description

6.1 Overview

The LMV34x devices are precision operational amplifiers with CMOS inputs for very low input bias current. Output is rail-to-rail and input common-mode includes ground. LMV341 has a shutdown mode for very low supply current.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 PMOS Input Stage

PMOS Input Stage supports a lower input range that includes ground. Upper range limit is $V_+ - 1V$.

6.3.2 CMOS Output Stage

The CMOS drain output topology allows rail-to-rail output swing.

6.3.3 Shutdown

LMV341 includes a shutdown pin. During shutdown, I_{CC} is nearly zero and the output becomes high impedance. The typical turnon time coming out of shutdown is $5\mu s$.

6.4 Device Functional Modes

The LMV34x devices have two modes of operation:

- Normal operation when \overline{SHDN} pin is at V_+ level or the \overline{SHDN} pin is not present
- Shutdown mode when \overline{SHDN} is at GND level; I_{CC} is very low and output is high impedance.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

LMV34x devices have rail-to-rail output and input range from ground to VCC – 1V. CMOS inputs provide very low input current. Shutdown capability is an option in dual amplifier version. Operation from 2.5V to 5.5V is possible.

7.2 Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 7-1. Application Schematic

7.2.1 Design Requirements

The supply voltage must be larger than the input voltage range and output range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 2 V is sufficient to accommodate this application. The supplies can power up in any order; however, neither supply can be of opposite polarity relative to ground at any time; otherwise, a large current can flow through the input ESD diodes. To limit current in such an occurrence, TI highly recommends adding a series resistor to the grounded input. V_{sup+} must be more positive than V_{sup-} at all times; otherwise, a large reverse supply current can flow.

7.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using [Equation 1](#) and [Equation 2](#).

$$A_v = \frac{V_{OUT}}{V_{IN}} \quad (1)$$

$$A_v = \frac{1.8}{-0.5} = -3.6 \quad (2)$$

Once the desired gain is determined, choose a value for R_I or R_F . Choosing a value in the $k\Omega$ range is desirable because the amplifier circuit uses currents in the mA range. This makes sure the part does not draw too much current. For this example, choose $10k\Omega$ for R_I , which means $36k\Omega$ is used for R_F . This is determined by [Equation 3](#).

$$A_v = -\frac{R_F}{R_I} \quad (3)$$

7.2.3 Application Curve




Figure 7-2. Input and Output Voltages of the Inverting Amplifier

8 Power Supply Recommendations

CAUTION

Supply voltages larger than 5.5V for a single supply can permanently damage the device (see the [Absolute Maximum Ratings](#)).

Place 0.1 μ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies.

9 Layout

9.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1 μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V_+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, and pay attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in [Layout Examples](#) .
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

9.2 Layout Examples




Figure 9-1. Operational Amplifier Layout for Noninverting Configuration




Figure 9-2. Operational Amplifier Schematic for Noninverting Configuration

10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (May 2016) to Revision J (June 2025)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Changed supply current per channel specification at $V_+ = 2.7V$ from $100\mu A$ to $150\mu A$ (typical) and from $170\mu A$ to $200\mu A$ (maximum at $25^\circ C$).....	6
• Changed supply current per channel specification at $V_+ = 5V$ from $100\mu A$ to $150\mu A$ (typical).....	7
• Changed recommended shutdown pin voltage range, shutdown mode specification at $V_+ = 2.7V$ from $0.8V$ to $0.2V$ (maximum).....	8
• Changed recommended shutdown pin voltage range, shutdown mode specification at $V_+ = 5V$ from $0.8V$ to $0.2V$ (maximum).....	8

Changes from Revision H (June 2012) to Revision I (May 2016)	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.....	1
• Removed <i>Ordering Information</i> table	1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMV341IDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(RC9A, RC9E, RC9S)
LMV341IDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(RC9A, RC9E, RC9S)
LMV341IDBVRE4	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
LMV341IDBVRG4	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
LMV341IDCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	(R4A, R4E)
LMV341IDCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	(R4A, R4E)
LMV341IDCKRG4	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R4A, R4E)
LMV341IDCKRG4.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R4A, R4E)
LMV342ID	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 125	MV342I
LMV342IDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	RPA
LMV342IDGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	RPA
LMV342IDGKRG4	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	
LMV342IDGKT	Preview	Production	VSSOP (DGK) 8	250 SMALL T&R	-	Call TI	Call TI	-40 to 125	
LMV342IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV342I
LMV342IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV342I
LMV342IDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	
LMV344ID	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 125	LMV344I
LMV344IDR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV344I
LMV344IDR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV344I
LMV344IPW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 125	MV344I
LMV344IPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV344I
LMV344IPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV344I
LMV344IPWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV341, LMV344 :

- Automotive : [LMV341-Q1](#), [LMV344-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV341IDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV341IDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV341IDCKRG4	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
LMV342IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
LMV342IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV342IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV344IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV344IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LMV344IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV341IDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
LMV341IDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
LMV341IDCKRG4	SC70	DCK	6	3000	202.0	201.0	28.0
LMV342IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LMV342IDR	SOIC	D	8	2500	353.0	353.0	32.0
LMV342IDR	SOIC	D	8	2500	353.0	353.0	32.0
LMV344IDR	SOIC	D	14	2500	353.0	353.0	32.0
LMV344IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LMV344IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0

PACKAGE OUTLINE

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height


SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DBV0006A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X


4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

PW0014A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DGK0008A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DCK0006A



SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214835/D 11/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.

EXAMPLE BOARD LAYOUT


DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



4214835/D 11/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025