


# LMR60450-Q1 3V to 36V, 5A, Automotive, Synchronous Buck Converter Optimized for High Power Density, Low EMI, and Low Output Capacitance

## 1 Features

- AEC-Q100 qualified for automotive applications
  - Device temperature grade 1:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  ambient operating temperature range
- [Functional Safety-Capable](#)
  - [Documentation available to aid functional safety system design](#)
- Wide operating input voltage: 3V to 36V (42V absolute maximum)
- Programmable output voltage options available in fixed 3.3V/ADJ
  - Adjustable output voltage range from 1V to 20V
- Ultra-low quiescent current
  - Shutdown current:  $0.65\mu\text{A}$
  - No load standby current:  $5\mu\text{A}$
- Optimized control loop for low output capacitance
- [Optimized for ultra low EMI requirements](#):
  - Facilitates CISPR 25 class 5 compliance
  - Low inductance HotRod™ QFN package
  - Spread spectrum options available
- Switching frequency from 200kHz – 2.2MHz
- Low minimum on time  $t_{\text{ON}}$  (30ns typical)
- FPWM, PFM, or external frequency synchronization available
- Designed for scalable power supplies
  - Pin compatible with [LMR60406-Q1](#), [LMR60410-Q1](#), [LMR60420-Q1](#), [LMR60430-Q1](#), [LMR60440-Q1](#), [LMR60441-Q1](#), and [LMR60460-Q1](#)
- Power-Good output for power sequencing

## 2 Applications

- [Automotive camera applications](#)
- [Automotive driver assistance systems](#)
- [Automotive body applications](#)



**Example Schematic - 2.2MHz 3.3V Fixed Output**

## 3 Description

The LMR60450-Q1 is a 3V to 36V (42V transient), 5A automotive-grade synchronous buck converter. The LMR60450-Q1 is available in an ultra compact  $2.5\text{mm} \times 2\text{mm}$  QFN-9 package with wettable flanks, that helps minimize inductance and achieve [low EMI performance](#) to facilitate qualification of automotive and other noise-sensitive designs.

All device variants are capable of output voltages ranging from 1V to 20V in adjustable output configuration. Each variant is also capable of delivering a fixed output voltage by connecting the output voltage node directly to the feedback pin. The [Device Comparison Table](#) provides details on the fixed output voltage options. The current-mode control architecture with 30ns minimum on-time allows high conversion ratios at high frequencies, easy loop compensation, fast transient response, and excellent load and line regulation.


Open drain power-good output facilitates power sequencing requirements. The MODE/SYNC pin of the LMR60450-Q1 allows the user to select between forced pulse width modulation (FPWM), auto mode, or external synchronization mode of operation.

The LMR60450-Q1 is designed to offer reduced output capacitance leading to compact PCB layout and system cost savings. The LMR60450-Q1 is a part of a family of pin-compatible devices ranging in current levels from 0.6A to 6A.

### Package Information

| PART NUMBER | PACKAGE <sup>(1)</sup> | PACKAGE SIZE <sup>(2)</sup>      |
|-------------|------------------------|----------------------------------|
| LMR60450-Q1 | VBC (WQFN-FCRLF, 9)    | $2.5\text{mm} \times 2\text{mm}$ |

- (1) For more information, see [Section 11](#).
- (2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



**EVM Layout - 2.2MHz 3.3V Fixed Output**



## Table of Contents

|                                                |           |                                                                  |           |
|------------------------------------------------|-----------|------------------------------------------------------------------|-----------|
| <b>1 Features</b> .....                        | <b>1</b>  | 8.1 Application Information.....                                 | <b>18</b> |
| <b>2 Applications</b> .....                    | <b>1</b>  | 8.2 Typical Application.....                                     | <b>18</b> |
| <b>3 Description</b> .....                     | <b>1</b>  | 8.3 Power Supply Recommendations.....                            | <b>26</b> |
| <b>4 Device Comparison Table</b> .....         | <b>3</b>  | 8.4 Layout.....                                                  | <b>27</b> |
| <b>5 Pin Configuration and Functions</b> ..... | <b>4</b>  | <b>9 Device and Documentation Support</b> .....                  | <b>29</b> |
| <b>6 Specifications</b> .....                  | <b>5</b>  | 9.1 Device Support.....                                          | <b>29</b> |
| 6.1 Absolute Maximum Ratings.....              | <b>5</b>  | 9.2 Documentation Support.....                                   | <b>29</b> |
| 6.2 ESD Ratings.....                           | <b>5</b>  | 9.3 Receiving Notification of Documentation Updates.....         | <b>29</b> |
| 6.3 Recommended Operating Conditions.....      | <b>5</b>  | 9.4 Support Resources.....                                       | <b>30</b> |
| 6.4 Thermal Information.....                   | <b>5</b>  | 9.5 Trademarks.....                                              | <b>30</b> |
| 6.5 Electrical Characteristics.....            | <b>6</b>  | 9.6 Electrostatic Discharge Caution.....                         | <b>30</b> |
| <b>7 Detailed Description</b> .....            | <b>8</b>  | 9.7 Glossary.....                                                | <b>30</b> |
| 7.1 Overview.....                              | <b>8</b>  | <b>10 Revision History</b> .....                                 | <b>30</b> |
| 7.2 Functional Block Diagram.....              | <b>9</b>  | <b>11 Mechanical, Packaging, and Orderable Information</b> ..... | <b>31</b> |
| 7.3 Feature Description.....                   | <b>9</b>  | 11.1 Tape and Reel Information.....                              | <b>31</b> |
| 7.4 Device Functional Modes.....               | <b>14</b> |                                                                  |           |
| <b>8 Application and Implementation</b> .....  | <b>18</b> |                                                                  |           |

## 4 Device Comparison Table

| ORDERABLE PART NUMBER <sup>(1)</sup> <sup>(2)</sup> | OUTPUT CURRENT | OUTPUT VOLTAGE          | SPREAD SPECTRUM |
|-----------------------------------------------------|----------------|-------------------------|-----------------|
| LMR604503SVBCRQ1                                    | 5A             | 3.3V fixed / adjustable | Yes             |

(1) For more information on device orderable part numbers, see the [Device Nomenclature](#).

(2) For other variant options, contact TI.

## 5 Pin Configuration and Functions




Figure 5-1. VBC Package 9-Pin WQFN-FCRLF (Top View)

Table 5-1. Pin Functions

| PIN |           | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                        |
|-----|-----------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NO. | NAME      |                     |                                                                                                                                                                                                                                                                                                                                                                    |
| 1   | VIN       | P                   | Regulator input power pin to the high-side power MOSFET and internal VCC regulator. Connect to the input supply and the positive terminal of the input filter capacitor. The path from the VIN pin to the input capacitor must be as short as possible.                                                                                                            |
| 2   | PGND      | G                   | Power ground. This pin connects to the source of the low-side MOSFET internally. Connect to system ground, and the ground terminal of the CIN and COUT capacitors. The path to CIN must be as short as possible.                                                                                                                                                   |
| 3   | SW        | P                   | Regulator switch node. Connect to the power inductor and bootstrap capacitor.                                                                                                                                                                                                                                                                                      |
| 4   | BOOT      | P                   | High-side MOSFET driver supply for bootstrap gate drive. Connect a high quality 100nF capacitor between this pin and SW as close to the device as possible.                                                                                                                                                                                                        |
| 5   | PG        | O                   | Open drain power-good output. Connect to a suitable voltage supply through a current limiting pull up resistor. High = regulator power good, Low = regulator fault. Goes low when EN = low. See also <a href="#">Section 7.3.8</a> .                                                                                                                               |
| 6   | FB        | I                   | Feedback pin. Connect this pin directly to the output voltage node for fixed V <sub>OUT</sub> operation. See <a href="#">Section 4</a> for the voltage level for each device variant. Connect to the center point of a feedback voltage divider placed between V <sub>OUT</sub> node and PGND to program an adjustable output voltage.                             |
| 7   | MODE/SYNC | I                   | Operational mode input pin. Connect this pin to the RT pin to select FPWM switching or connect this pin to GND to select PFM switching in light loads. To synchronize to an external clock, connect a 100kΩ resistor to ground and drive directly from the clock. See the <a href="#">Section 6.5</a> table for acceptable voltage levels and timing requirements. |
| 8   | RT        | I                   | Frequency programming pin. A resistor from RT to PGND sets the oscillator frequency between 200kHz and 2.2MHz.                                                                                                                                                                                                                                                     |
| 9   | EN        | I                   | Enable pin for the regulator. Drive this pin high to enable the device and low to disable the device. If the enable function is not needed, connect this pin to the VIN pin. See also <a href="#">Section 6.5</a> for more information on acceptable voltage levels.                                                                                               |

(1) G = Ground, I = Input, O = Output, P = Power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) <sup>(1)</sup>

|                                |                         | MIN  | MAX                   | UNIT |
|--------------------------------|-------------------------|------|-----------------------|------|
| Input voltage                  | V <sub>IN</sub> to PGND | −0.3 | 42                    | V    |
| Input voltage                  | EN/UVLO to PGND         | −0.3 | 42                    | V    |
| Input voltage                  | RT, MODE/SYNC to PGND   | −0.3 | 42                    | V    |
| Input voltage                  | FB to PGND              | −0.3 | 20                    | V    |
| Output voltage                 | PGOOD to PGND           | −0.3 | 20                    | V    |
| Output voltage                 | SW to PGND              | −0.3 | V <sub>IN</sub> + 0.3 | V    |
| Output voltage                 | BST to SW               | −0.3 | 5.5                   | V    |
| Operating junction temperature | T <sub>J</sub>          | −40  | 150                   | °C   |
| Storage temperature            | T <sub>stg</sub>        | −55  | 150                   | °C   |

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

|                    |                         |                                                         | VALUE | UNIT |
|--------------------|-------------------------|---------------------------------------------------------|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±2000 | V    |
|                    |                         | Charged device model (CDM), per AEC Q100-011            | ±750  |      |

- (1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

|                |                                                   | MIN | MAX               | UNIT |
|----------------|---------------------------------------------------|-----|-------------------|------|
| Input voltage  | V <sub>IN</sub>                                   | 3   | 36                | V    |
| Input voltage  | EN                                                | 0   | 36                | V    |
| Input voltage  | PG                                                | 0   | 18                | V    |
| Input voltage  | MODE/SYNC, RT                                     | 0   | 5.5               | V    |
| Output voltage | Adjustable output voltage range, V <sub>OUT</sub> | 1   | 20 <sup>(1)</sup> | V    |
| Output current | I <sub>OUT</sub>                                  | 0   | 5                 | A    |
| Temperature    | Operating junction temperature, T <sub>J</sub>    | −40 | 150               | °C   |

- (1) Contact TI for information regarding output voltages outside of this range. Under no conditions can the output voltage be allowed to fall below zero volts.

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                                                   | DEVICE           | UNIT |
|-------------------------------|-------------------------------------------------------------------|------------------|------|
|                               |                                                                   | VBC (WQFN-FCRLF) |      |
|                               |                                                                   | 9 PINs           |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance (JESD 51-7) <sup>(2)</sup> | 81               | °C/W |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance <sup>(3)</sup>             | 27               | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance                         | 25.9             | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance                              | 20               | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter                        | 1.2              | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter                      | 19.9             | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

- (2) The value of  $R_{\theta JA}$  given in this table is only valid for comparison with other packages and can not be used for design purposes. This value was calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. This value does not represent the performance obtained in an actual application.
- (3) Based on thermal simulation of proposed EVM layout.

## 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ , unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 13.5\text{V}$ ,  $V_{EN} = 5\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $F_{SW} = 2.2\text{MHz}$

| PARAMETER                         |                                                                        | TEST CONDITIONS                                                                                                                 | MIN   | TYP  | MAX   | UNIT          |
|-----------------------------------|------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|-------|------|-------|---------------|
| <b>SUPPLY (VIN PIN)</b>           |                                                                        |                                                                                                                                 |       |      |       |               |
| $V_{INUVLO(R)}^{(1)}$             | VIN UVLO rising threshold                                              | $V_{IN}$ rising (needed to start up)                                                                                            | 3.3   | 3.5  | 3.7   | V             |
| $V_{INUVLO(F)}$                   | VIN UVLO falling threshold                                             | $V_{IN}$ falling (once operating)                                                                                               |       |      | 2.65  | V             |
| $V_{INUVLO(H)}^{(1)}$             | VIN UVLO hysteresis                                                    |                                                                                                                                 |       | 1    |       | V             |
| $V_{INOV(P)}(R)$                  | VIN OVP rising threshold                                               | $V_{IN}$ rising needed to switch device into PFM operation                                                                      | 35    | 37   | 39    | V             |
| $V_{INOV(P)}(F)$                  | VIN OVP falling threshold                                              | $V_{IN}$ falling needed to switch device from PFM to FPWM operation                                                             | 34    | 36   | 38    | V             |
| $V_{INOV(P)}(H)$                  | VIN OVP hysteresis                                                     |                                                                                                                                 | 0.62  | 0.95 | 1.21  | V             |
| $I_{Q(FIX-3.3V)}$                 | Total $V_{IN}$ quiescent current, fixed 3.3V output, no switching      | $V_{IN} = 13.5\text{V}$ , $I_{OUT} = 0\text{A}$ , $V_{FB} = 3.3\text{V} + 4\%$ , $T_J = 25^{\circ}\text{C}$ , auto mode enabled |       | 3.55 | 5     | $\mu\text{A}$ |
| $I_{Q(ADJ-3.3V)}$                 | Total $V_{IN}$ quiescent current, adjustable 3.3V output, no switching | $V_{IN} = 13.5\text{V}$ , $I_{OUT} = 0\text{A}$ , $V_{FB} = 1\text{V} + 4\%$ , $T_J = 25^{\circ}\text{C}$ , auto mode enabled   |       | 3.55 | 5     | $\mu\text{A}$ |
| $I_{Q-SD}$                        | $V_{IN}$ shutdown supply current                                       | $V_{EN} = 0\text{V}$ , $T_J = 25^{\circ}\text{C}$                                                                               |       | 0.65 | 1.2   | $\mu\text{A}$ |
| <b>ENABLE (EN PIN)</b>            |                                                                        |                                                                                                                                 |       |      |       |               |
| $V_{EN-TH(R)}$                    | Enable voltage rising threshold                                        | $V_{EN}$ rising                                                                                                                 | 1.15  | 1.25 | 1.35  | V             |
| $V_{EN-TH(F)}$                    | Enable input low threshold                                             | $V_{EN}$ falling                                                                                                                | 0.9   | 1    | 1.1   | V             |
| $V_{EN-HYS}$                      | Enable voltage hysteresis                                              |                                                                                                                                 |       | 250  |       | mV            |
| $I_{EN-LKG}$                      | Enable input leakage current                                           | $V_{EN} = V_{IN}$                                                                                                               |       | 1    | 665   | nA            |
| <b>VOLTAGE REFERENCE (FB PIN)</b> |                                                                        |                                                                                                                                 |       |      |       |               |
| $V_{FB}$                          | Internal feedback reference voltage                                    | FPWM mode                                                                                                                       | 0.99  | 1.0  | 1.01  | V             |
| $I_{FB-LKG}$                      | Feedback pin input leakage current                                     | $V_{FB} = 1\text{V}$ , adjustable output voltage                                                                                |       | 1    | 50    | nA            |
| $V_{OUT(3.3V)}$                   | 3.3V fixed output voltage                                              | FPWM mode, FB pin short to VOUT,                                                                                                | 3.24  | 3.3  | 3.35  | V             |
| <b>START-UP</b>                   |                                                                        |                                                                                                                                 |       |      |       |               |
| $t_{SS}$                          | Internal fixed soft-start time                                         | Time from first SW pulse to $V_{REF}$ at 90% of set point                                                                       |       | 6    |       | ms            |
| <b>CURRENT LIMITS AND HICUP</b>   |                                                                        |                                                                                                                                 |       |      |       |               |
| $I_{HS-LIM}$                      | High side peak current limit                                           | Duty-cycle approaches 0%                                                                                                        | 7.2   | 8.7  | 10.1  | A             |
| $I_{LS-LIM}$                      | Low side valley current limit                                          | Valley current limit on LS FET                                                                                                  | 6.0   |      |       | A             |
| $I_{LS-NEG-LIM}$                  | Low side negative current limit                                        | Sinking current limit on LS FET, FPWM mode                                                                                      | -4.3  | -3.3 | -2.4  | A             |
| $I_{L-ZC-LIM}$                    | Zero-cross current limit                                               | Auto mode                                                                                                                       |       | 100  |       | mA            |
| $V_{HIC}$                         | Overcurrent hiccup threshold on FB pin                                 | LS FET On-time > 165ns, not during soft start                                                                                   | 0.15  | 0.2  | 0.25  | V             |
| <b>POWER GOOD (PGOOD PIN)</b>     |                                                                        |                                                                                                                                 |       |      |       |               |
| $V_{PG-OVP(R)}$                   | PGOOD overvoltage rising threshold                                     | % of FB voltage (adj)                                                                                                           | 105   | 107  | 109.9 | %             |
| $V_{PG-OVP(F)}$                   | PGOOD overvoltage falling threshold                                    | % of FB voltage (adj)                                                                                                           | 103.6 | 106  | 108   | %             |
| $V_{PG-UV(P)}(R)$                 | PGOOD undervoltage rising threshold                                    | % of FB voltage (adj)                                                                                                           | 92    | 94   | 96.5  | %             |
| $V_{PG-UV(P)}(F)$                 | PGOOD undervoltage falling threshold                                   | % of FB voltage (adj)                                                                                                           | 90.9  | 93   | 95    | %             |
| $t_{PG-DEGLITCH(F)}$              | Deglintch filter delay on PGOOD falling edge                           |                                                                                                                                 | 45    | 52   | 81    | $\mu\text{s}$ |
| $t_{PG-DEGLITCH(R)}$              | Deglintch filter delay on PGOOD rising edge                            |                                                                                                                                 | 1.0   | 2.0  | 3.0   | ms            |
| $V_{IN(PG-VALID)}$                | Minimum VIN for valid PGOOD output                                     | $V_{OL(PG)} < 0.4\text{V}$ , $R_{PU} = 10\text{k}\Omega$ , $V_{PU} = 5\text{V}$                                                 |       |      | 1.25  | V             |
| $R_{ON(PG)}$                      | PGOOD ON resistance                                                    | $I_{PG} = 1\text{mA}$                                                                                                           |       | 165  | 420   | $\Omega$      |

## 6.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ , unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 13.5\text{V}$ ,  $V_{EN} = 5\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $F_{SW} = 2.2\text{MHz}$

| PARAMETER                              |                                                      | TEST CONDITIONS                                       | MIN  | TYP  | MAX  | UNIT               |
|----------------------------------------|------------------------------------------------------|-------------------------------------------------------|------|------|------|--------------------|
| <b>SWITCHING FREQUENCY (RT PIN)</b>    |                                                      |                                                       |      |      |      |                    |
| $f_{SW1}(\text{FPWM})$                 | Switching frequency, FPWM operation                  | $R_{RT} = 15.2\text{k}\Omega$ , 1%                    | 1750 | 1950 | 2150 | kHz                |
| $f_{SW2}(\text{FPWM})$                 | Switching frequency, FPWM operation                  | $R_{RT} = 32.8\text{k}\Omega$ , 1%                    | 900  | 1000 | 1100 | kHz                |
| <b>SYNCHRONIZATION (MODE/SYNC PIN)</b> |                                                      |                                                       |      |      |      |                    |
| $V_{IH}$ to enter FPWM                 | Sync pin voltage to enter FPWM                       |                                                       |      |      | 0.85 | V                  |
| $V_{IL}$ to exit FPWM                  | Sync pin voltage to exit FPWM                        |                                                       | 0.35 |      |      | V                  |
| $V_{IH}(\text{MODE/SYNC})$             | MODE/SYNC input high level threshold                 |                                                       | 1.3  |      |      | V                  |
| $V_{IL}(\text{MODE/SYNC})$             | MODE/SYNC input low level threshold                  |                                                       |      |      | 0.34 | V                  |
| $t_{CLKIN}(\text{TON})$                | Minimum positive pulse width of external sync signal |                                                       |      | 150  |      | ns                 |
| $T_{CLKIN}(\text{TOFF})$               | Minimum negative pulse width of external sync signal |                                                       |      | 150  |      | ns                 |
| <b>POWER STAGE</b>                     |                                                      |                                                       |      |      |      |                    |
| $R_{DS-ON-HS}$                         | High-side FET ON resistance                          | $I_{SW} = 500\text{mA}$ , $V_{BOOT-SW} = 3.8\text{V}$ |      | 35   | 75   | $\text{m}\Omega$   |
| $R_{DS-ON-LS}$                         | Low-side FET ON resistance                           |                                                       |      | 24   | 50   | $\text{m}\Omega$   |
| $t_{ON-MIN}^{(2)}$                     | Minimum on-time                                      | $I_{OUT} = 1\text{A}$ , $V_{IN} = 18\text{V}$         |      | 30   |      | ns                 |
| $t_{OFF-MIN}^{(2)}$                    | Minimum off-time                                     | $V_{IN} = 4\text{V}$                                  |      | 110  |      | ns                 |
| <b>THERMAL SHUTDOWN</b>                |                                                      |                                                       |      |      |      |                    |
| $T_{SD}$                               | Thermal shutdown <sup>(2)</sup>                      | Shutdown threshold                                    | 155  | 165  | 176  | $^{\circ}\text{C}$ |
|                                        |                                                      | Recovery threshold                                    |      | 156  |      | $^{\circ}\text{C}$ |

(1) In the initial sampling device,  $V_{IN_{UVLO(R)}}$  is 2.5V (min) / 3V (typ) / 3.1V (max), and  $V_{IN_{UVLO(H)}}$  is 0.6V (typ).

(2) Not tested in production.

## 7 Detailed Description

### 7.1 Overview

The LMR60450-Q1 is a highly-efficient, 3V to 36V, ultra-low IQ, synchronous buck converter that enables high power density and low EMI. The LMR60450-Q1 is designed to minimize the end product cost and size by reducing the number of external passive components required to generate a stable design. Intended for demanding automotive applications, LMR60450-Q1 devices are AEC-Q100 qualified and have electrical characteristics specified up to a maximum junction temperature of 150°C.

The LMR60450-Q1 offers key features that allow for design flexibility depending on the desired operating conditions:


- Precision enable through the EN pin allows for accurate power on and power off of the device
- Switching frequency selection with the RT pin allows designers to select the switching frequency between 200kHz and 2.2MHz
- The MODE/SYNC pin allows for designers to select the mode of operation, or to synchronize to an external clock frequency
- The PG pin enables power supply sequencing and notification of the status of the output voltage without the need for external voltage supervisors

Each converter features a pair of integrated power MOSFETs designed for delivering up to 5A of output current. All variants of the LMR60450-Q1 allow for every device to be configured to either a fixed output voltage or an adjustable output voltage depending on the presence of feedback resistors. The fixed output voltage setting is determined by the specific orderable part number, which can be found in the [Section 4](#) table.

The LMR60450-Q1 offers several protection features that make the device an excellent choice for demanding applications. The feedback pin has a voltage rating which makes sure the pin is able to withstand an output voltage short-circuit to battery even when in fixed output voltage configuration. The device disables FPWM switching when the input voltage exceeds  $V_{IN_{OVP(R)}}$  which prevents negative currents from overcharging the input voltage in the event that the output voltage is shorted to the input supply. Thermal shutdown disables switching and allows the LMR60450-Q1 to cool before attempting to restart.

The current-mode control architecture with 30ns minimum on-time allows high conversion ratios at high frequencies, easy loop compensation, fast transient response, and excellent load and line regulation. The converter also features a HotRod package with enhanced spread spectrum that enables low-EMI performance and eases qualification of automotive and noise-sensitive designs.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Enable and Undervoltage Lockout (UVLO)

LMR60450-Q1 features a precision enable and undervoltage lockout (UVLO) feature that enables the user to select the voltage level at which the device powers on and off based on the voltage present at the EN pin. To power on the device, the voltage across the EN pin and PGND pin must exceed the enable voltage rising threshold  $V_{EN-TH(R)}$  (1.25V typical). After  $V_{EN-TH(R)}$  has been crossed, and the minimum supply voltage,  $V_{IN-UVLO(R)}$ , have both been satisfied, the device begins the soft-start sequence described in [Section 7.3.2](#).

The EN pin can be used to power down the device by reducing the voltage across EN pin and PGND pin below the enable input low threshold  $V_{EN-TH(F)}$  (1V typical).


A resistor divider between VIN and PGND with the center point connected to the EN pin can be used to implement the VIN UVLO. To begin, select the input voltage at which the device turns off, choose the value of  $R_{ENT}$ , then calculate the required  $R_{ENB}$ . After  $R_{ENB}$  has been calculated, the resulting turn-on input voltage can be calculated. See [Figure 7-1](#), [Equation 1](#), and [Equation 2](#) to determine the EN resistors required. If the VIN UVLO feature is not needed, the EN pin can be connected directly to VIN.

$$R_{ENB} = \frac{V_{EN-TH(F)}}{(V_{IN_{turn-off}} - V_{EN-TH(F)})} \times R_{ENT} \quad (1)$$

$$V_{IN_{turn-on}} = \left(1 + \frac{R_{ENT}}{R_{ENB}}\right) \times V_{EN-TH(R)} \quad (2)$$

Where:

- $V_{IN_{turn-off}}$  represents the input voltage at which the LMR60450-Q1 turns off
- $V_{IN_{turn-on}}$  represents the input voltage at which the LMR60450-Q1 turns on




**Figure 7-1. VIN UVLO Using the EN Pin**

### 7.3.2 Soft Start and Recovery from Dropout

The LMR60450-Q1 uses soft start to prevent output voltage overshoots and large inrush currents during startup. The soft-start time is fixed internally at 6ms (typical). The LMR60450-Q1 device operates correctly even if there is a voltage present on the output before the device is enabled.

To startup the LMR60450-Q1 and initiate the soft-start sequence, the voltage applied to the VIN and EN pins must exceed  $V_{IN_{UVLO(R)}}$  and  $V_{EN-TH(R)}$  respectively. After these conditions are met, the soft-start sequence initiates and the output voltage reaches the set-point in 6ms (typical).

Dropout occurs when the input voltage falls below the voltage level of the output voltage setpoint. During this condition, the output voltage tracks the input voltage. After the input voltage increases, the output voltage increases with the same slope as during soft-start.



**Figure 7-2. Enable Soft Start**


### 7.3.3 Frequency Selection With RT

A resistor placed between the RT pin and PGND is used to select the set point switching frequency of the LMR60450-Q1 typically between 200kHz and 2.2MHz. The set point switching frequency represents the switching frequency which can occur if the LMR60450-Q1 were operating in continuous conduction mode with spread spectrum disabled. See also [Section 7.3.9](#) for more information on how spread spectrum affects the switching frequency. Use the following equation to determine the RT resistor value for a desired set point switching frequency.

$$RT = \frac{\frac{1}{f_{sw}} - (69.6 \times 10^{-9})}{2.825 \times 10^{-11}} \quad (3)$$

Where:

- RT: represents the RT resistor value in ohms ( $\Omega$ )
- $f_{sw}$ : represents the set point switching frequency in hertz (Hz)



**Figure 7-3. RT Values vs Switching Frequency**

### 7.3.4 MODE/SYNC Pin Control

The MODE/SYNC pin of the LMR60450-Q1 is an input pin used to select the mode of operation of the device or to synchronize the switching frequency to an external clock frequency. In the absence of an external clock, the RT resistor determines the switching frequency. Do not float the MODE/SYNC pin. If this pin is driven by a high impedance source, connect a pullup or pulldown resistor to prevent this pin from floating. For more information on the modes of operation, refer to [Section 7.4](#).

The MODE/SYNC pin can be used to dynamically change the mode of operation for systems that require more than a single mode of operation. There are three selectable modes of operation:

- **AUTO mode:** pulse frequency modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor. See also [Section 7.4.2.1](#).
- **FPWM mode:** in FPWM mode, diode emulation is disabled, if the input voltage is less than  $V_{IN\_OVP(R)}$ , allowing current to flow backwards through the inductor. This action allows operation at full frequency even without load current. See also [Section 7.4.2.3](#).
- **SYNC mode:** the internal clock aligns to an external signal applied to the MODE/SYNC pin. The frequency of the external clock signal must be equal to or greater than the frequency set by the RT resistor. The high level of the external clock must be greater than or equal to  $V_{IH\_CLK}$ , and the low level of the external clock must be less than or equal to  $V_{IL\_CLK}$ . The external clock must not exceed the MODE/SYNC pin rating provided in [Absolute Maximum Ratings](#). As long as output voltage can be regulated at full frequency and is not limited by minimum off time or minimum on time, the clock frequency is matched to the frequency of the signal applied to the MODE/SYNC pin. While the device is in SYNC mode, the device operates as though in FPWM mode.

Diode emulation is disabled, allowing the frequency applied to the MODE/SYNC pin to be matched without a load.

To dynamically change between modes of operation, a valid sync signal must be applied. Table 7-1 shows a summary of the pulse dependent mode selection settings.

**Table 7-1. Pulse-Dependent Mode Selection Settings**

| MODE/SYNC INPUT       | MODE                                           |
|-----------------------|------------------------------------------------|
| $> V_{IH\_FPWM}$      | FPWM with spread spectrum factory setting      |
| $< V_{IL\_FPWM}$      | AUTO mode with spread spectrum factory setting |
| Synchronization clock | SYNC MODE                                      |


If dynamically switching between modes of operation is not needed, this pin can be held at a constant voltage resulting in a fixed mode of operation. For auto mode, this pin can be short circuited to PGND or pulled below  $V_{IL\_FPWM}$ . For FPWM mode, this pin can be short circuited to the RT pin or pulled above  $V_{IH\_FPWM}$  with an external voltage source. See also [Electrical Characteristics](#).

### 7.3.5 Output Voltage Selection

The LMR60450-Q1 allows users to configure the output voltage of the LMR60450-Q1 to be either fixed or adjustable depending on the presence of a feedback resistor divider connected to the FB pin. The fixed output voltage is determined based on the orderable part number. See [Section 4](#) for details. If fixed output voltage is desired, the FB pin can be shorted directly to the output voltage rail. There must be less than  $25\Omega$  between the FB pin and the output voltage rail for the device to enter into fixed output voltage. If an adjustable output voltage is desired, the parallel combination of the top and bottom feedback resistors must exceed  $1100\Omega$ . After the top feedback resistor is selected,  $R_{FBT}$ , the following equation can be used to select the bottom feedback resistor,  $R_{FBB}$ .

$$R_{FBB} = \frac{V_{FB}}{V_{OUT} - V_{FB}} \times R_{FBT} \quad (4)$$

Where  $V_{FB}$  is typically 1V.



**Figure 7-4. Feedback Resistor Setup for Adjustable  $V_{OUT}$**

### 7.3.6 Current Limit

The LMR60450-Q1 uses two current limits to limit the total load current delivered to the output. These limits are known as the high side peak current limit ( $I_{HS-LIM}$ ) and the low side valley current limit ( $I_{LS-LIM}$ ). After  $I_{HS-LIM}$  is reached, the high side MOSFET is turned off and the low side MOSFET is turned ON until the inductor current falls below  $I_{LS-LIM}$ . This action can result in a reduction in switching frequency and can be referred to as soft current limit. Because the inductor is limited to switch between  $I_{HS-LIM}$  and  $I_{LS-LIM}$ , the maximum output current is very close to the average between these two values. If the load demands a current that is greater than the maximum output current, the output voltage decreases. If the output voltage decreases such that the voltage on the FB pin drops below  $V_{HIC}$ , the device enters hiccup mode. See also [Section 7.3.7](#).

The LMR60450-Q1 also implements a negative current limit ( $I_{LS-NEG-LIM}$ ) to limit the amount of current the low-side MOSFET can sink. After the negative current limit is reached, the low-side MOSFET turns off.

### 7.3.7 Hiccup Mode

To prevent excessive heating and power consumption under sustained short-circuit conditions, a hiccup mode is included. If an over current condition is maintained, the LMR60450-Q1 device shuts off the output and waits for approximately 85ms, after which the LMR60450-Q1 restarts operation beginning by activating soft start.

The LMR60450-Q1 enters into hiccup mode of operation after the following conditions are met:

- The soft-start sequence has completed
- The voltage on FB pin drops below  $V_{HIC}$

Hiccup mode of operation is categorized by periods of non-switching followed by periods of switching where the device tries to startup and regulate the output voltage to the desired set point. After the fault on the output is removed, the device enters soft start and starts up normally. See [Section 7.3.2](#) for details on soft start.

### 7.3.8 Power-Good Function

The power-good function of the LMR60450-Q1 can be used to reset a system microprocessor whenever the output voltage is out of regulation or to facilitate power sequencing of down stream components. This feature is an optional feature that is implemented by including a pullup resistor between the PG pin and an excellent voltage supply. See also [Recommended Operating Conditions](#) for the recommended range of pullup reference voltage.


The power-good output is valid after the soft-start sequence has completed and after the input voltage has risen above  $V_{IN(PG-VALID)}$ . After both of these conditions are met, the voltage between PG and GND indicates whether the output voltage is within regulation or not. A logic HIGH signal indicates that the output voltage is within regulation while a logic LOW signal represents that the output voltage is not in regulation. A deglitch filter has been included to make sure that spurious glitches on the output voltage do not effect the PG pin output.

The PG pin is pulled low under the following conditions:

- Output voltage is higher than the PGOOD over-voltage rising threshold ( $V_{PG-OVP(R)}$ ) for a duration of at least  $t_{PG-DEGLITCH}$
- Output voltage falls lower than the PGOOD under-voltage falling threshold ( $V_{PG-UVF(F)}$ ) for a duration of at least  $t_{PG-DEGLITCH}$

After the PG pin has been pulled low following a fault condition at the output, the PG pin voltage must remain low for at least  $t_{PG-DEASSERT}$  or about 2ms (typical). after  $t_{PG-DEASSERT}$  has passed, one of the following conditions must be satisfied for the PG pin voltage to be pulled up:

- Assuming recovery from an undervoltage fault, the output voltage must rise higher than the PGOOD undervoltage rising threshold ( $V_{PG-UVF(R)}$ ) and remain below the over-voltage rising threshold ( $V_{PG-OVP(R)}$ ) for a duration of at least  $t_{PG-DEGLITCH}$ .
- Assuming recovery from an overvoltage fault, the output voltage must fall lower than the PGOOD overvoltage falling threshold ( $V_{PG-OVP(F)}$ ) and remain above the undervoltage falling threshold ( $V_{PG-UVF(F)}$ ) for a duration of at least  $t_{PG-DEGLITCH}$ .



**Figure 7-5. Power-Good Thresholds**

### 7.3.9 Spread Spectrum

The purpose of the spread spectrum is to reduce peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems containing the LMR60450-Q1, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. The LMR60450-Q1 spreads the switching frequency 20% above the set point switching frequency established by the RT resistor. This action means that the set point switching frequency established by the RT resistor represents the lower bound of the switching frequency while the device is operating with spread spectrum.

The following conditions override spread spectrum, turning spread spectrum off:

1. An external clock is applied to the MODE/SYNC terminal.
2. The clock is slowed due to operation low input voltage – this action is operation in dropout.
3. The clock is slowed due to high input voltage – the on-time of the high side switch approaches  $t_{ON-MIN}$ .
4. The clock is slowed under light load in auto mode – this action occurs when the device switches in PFM mode. In FPWM mode, spread spectrum is active even if there is no load.

## 7.4 Device Functional Modes

### 7.4.1 Shutdown

The LMR60450-Q1 shuts down most internal circuitry and both high side and low side power switches connected to the switch node under any of the following conditions:

1. EN is below  $V_{EN-TH(R)}$
2. VIN is below  $V_{IN-UVLO(R)}$
3. Junction temperature exceeds  $T_{SD}$

Note that the above conditions have hysteresis. Also, PG remains active to a very low input voltage,  $V_{IN(PG-VALID)}$ .

### 7.4.2 Active Mode

The LMR60450-Q1 is in an active mode whenever the EN pin voltage has risen above  $V_{EN-TH(R)}$ , the input voltage exceeds  $V_{IN-UVLO(R)}$ , and no other fault conditions are present. The simplest way to enable the


LMR60450-Q1 is to connect the EN pin to VIN, which allows self start-up when the applied input voltage exceeds the  $V_{IN_{UVLO(R)}}$ .

In active mode, the LMR60450-Q1 is in one of the following modes:

- Continuous conduction mode (CCM) with fixed switching frequency when the load current is above half of the inductor current ripple
- Auto mode - light load operation: pulse frequency modulation (PFM) where switching frequency is reduced at light load
- FPWM mode - light load operation: CCM mode when the load current is lower than half of the inductor current ripple
- Minimum on time: at high input voltage and low output voltages, the switching frequency is reduced to maintain regulation
- Dropout mode: when switching frequency is reduced to minimize voltage dropout between input and output


#### 7.4.2.1 Auto Mode Operation

If the MODE/SYNC voltage is below  $V_{IL(MODE/SYNC)}$ , reverse current in the inductor is not allowed – this feature is called diode emulation (DEM). DEM occurs when the load current is less than half of the inductor ripple current. After the inductor current falls below the zero-cross current limit, the LS FET turns off and inductor current flows through the body diode of the LS FET. After current is reduced to a low value with fixed input voltage, on time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called pulse frequency modulation (PFM) mode regulation.



**Figure 7-6. PFM Operation**

In PFM operation, a small positive DC offset can be observed on the output voltage as the output capacitors become overcharged due to lack of load. If this DC offset on  $V_{OUT}$  is not acceptable, a dummy load at  $V_{OUT}$  or FPWM mode can be used to reduce or eliminate this offset. This offset typically does not exceed 1% of  $V_{OUT}$  that the device regulates to while heavily loaded.



**Figure 7-7. Steady State Output Voltage vs Output Current in Auto Mode**

### 7.4.2.2 Continuous Conduction Mode (CCM)

In CCM, the LMR60450-Q1 supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) switches with varying duty cycle (D). During the HS switch on time, the SW pin voltage,  $V_{SW}$ , swings up to approximately  $V_{IN}$ , and the inductor current,  $i_L$ , increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off time,  $t_{OFF}$ , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the  $V_{SW}$  to swing below ground by the voltage drop across the LS switch. The converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on time of the HS switch over the switching period:

$$D = \frac{T_{ON}}{T_{SW}} \quad (5)$$

In a lossless buck converter, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = \frac{V_{OUT}}{V_{IN}} \quad (6)$$




Figure 7-8. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

### 7.4.2.3 FPWM Operation

In forced pulse width modulation (FPWM) mode, frequency is maintained while lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by reverse current limit circuitry. See [Electrical Characteristics](#).




Figure 7-9. FPWM Mode Operation

FPWM mode can be achieved in any of the following ways:

- Connect MODE/SYNC directly to RT pin
- Apply an external voltage across MODE/SYNC and GND that is greater than  $V_{IH(MODE/SYNC)}$
- Apply an appropriate external clock signal (see [MODE/SYNC Pin Control](#))

Under operating conditions where the minimum on-time or minimum off-time can be exceeded, the frequency reduces even while operating in FPWM to maintain minimum timing specifications.

#### 7.4.2.4 Minimum On-Time

Minimum on-time refers to the minimum amount of time the high side MOSFET can turn on. The LMR60450-Q1 regulates the output voltage even if the input-to-output voltage ratio requires an on-time less than the minimum on-time,  $t_{ON-MIN}$ , for the given frequency setting. The LMR60450-Q1 accomplishes this action by folding back the switching frequency to support the same input-to-output voltage ratio while maintaining an on-time of  $t_{ON-MIN}$ . The LMR60450-Q1 can support a minimum on-time of 30ns (typical). Use [Equation 7](#) to estimate the on-time for a given operating condition.


$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \quad (7)$$

Where:

- $t_{ON}$  = high side MOSFET on-time
- $V_{OUT}$  = output voltage
- $V_{IN}$  = input voltage
- $f_{SW}$  = switching frequency

#### 7.4.2.5 Dropout

Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off time. After this limit is reached as shown in [Figure 7-10](#) if clock frequency is to be maintained, the output voltage falls. Instead of allowing the output voltage to drop, the LMR60450-Q1 extends the high-side switch on time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle after peak inductor current is achieved or after a predetermined maximum on time of approximately 10µs passes. As a result, after the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off time, frequency drops to maintain regulation. After the input voltage increases beyond the output voltage setpoint, the output voltage increases as though in soft start as described in [Section 7.3.2](#).



**Figure 7-10. Dropout Waveforms**

## 8 Application and Implementation

### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The LMR60450-Q1 are step-down DC-DC converters, typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 5A. The following design procedure can be used to select components for the LMR60450-Q1.

### 8.2 Typical Application

Figure 8-1 shows a typical application circuit for the LMR60450-Q1. This device is designed to function over a wide range of external components and system parameters. As a quick-start guide, Table 8-1 provides typical component values for some of the common configurations.



|          |                                                                                                              |
|----------|--------------------------------------------------------------------------------------------------------------|
| Option 1 | To synchronize to an external clock, drive the MODE/SYNC pin directly from the clock.                        |
| Option 2 | A suitable voltage $V_{MOD}$ can be used at the MODE/SYNC to dynamically change between auto and FPWM modes. |
| Option 3 | Ground the MODE/SYNC to run the device in auto mode.                                                         |
| Option 4 | Connect the MODE/SYNC to RT to run the device in FPWM mode.                                                  |

See also [Section 7.3.4](#).

**Figure 8-1. LMR60450-Q1 Reference Schematic**

**Table 8-1. Recommended Passive Components**

| F <sub>sw</sub> (kHz) | V <sub>OUT</sub> (V) | L (μH) | C <sub>OUT</sub> (μF) <sup>(1)</sup> | R <sub>FBT</sub> (kΩ) | R <sub>FBB</sub> (kΩ) | C <sub>FF</sub> (pF) | C <sub>IN</sub> (μF) | C <sub>BOOT</sub> (nF) | R <sub>RT</sub> (kΩ) |
|-----------------------|----------------------|--------|--------------------------------------|-----------------------|-----------------------|----------------------|----------------------|------------------------|----------------------|
| 400                   | 3.3 Fixed            | 4.7    | 2 × 47                               | SHUNT                 | DNP                   | DNP                  | 2 × 4.7 + 1 × 0.1    | 100                    | 86.6                 |
| 2000                  | 3.3 Fixed            | 1      | 1 × 22 + 1 × 10                      | SHUNT                 | DNP                   | DNP                  | 1 × 4.7 + 1 × 0.1    | 100                    | 15                   |
| 400                   | 5 Adj                | 4.7    | 1 × 47 + 1 × 22                      | 100                   | 24.9                  | 15                   | 2 × 4.7 + 1 × 0.1    | 100                    | 86.6                 |
| 2000                  | 5 Adj                | 1.5    | 2 × 10                               | 100                   | 24.9                  | 5.6                  | 1 × 4.7 + 1 × 0.1    | 100                    | 15                   |

(1) Rated capacitance

## 8.2.1 Design Requirements

Table 8-2 provides the parameters for the detailed design procedure example:

**Table 8-2. Design Parameters**

| PARAMETER           | VALUE             |
|---------------------|-------------------|
| Input voltage       | 12V (3.5V to 36V) |
| Output voltage      | 3.3V              |
| Output current      | 0A to 5A          |
| Switching frequency | 400kHz            |

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Switching Frequency Selection

The choice of switching frequency is a compromise between conversion efficiency and overall design size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, hence, a more compact design. For this example, 400kHz is used. See also Section 7.3.3 for details on RT resistor selection.

### 8.2.2.2 Inductor Selection

The parameters for selecting the inductor are the inductance and the saturation current. The inductance is based on the desired peak-to-peak current ripple during steady-state operation and is normally chosen to be in the range of 20% to 40% of the maximum output current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current. Use Equation 8 to determine the value of the desired inductance. The constant K refers to the percentage of the inductor current ripple. For this example, choose K = 0.3.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{sw} \times K \times I_{OUTmax}} \times \frac{V_{OUT}}{V_{IN}} \quad (8)$$

The above equation gives the value of inductance as 4μH. Select the standard value of 4.7μH.

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I<sub>HS-LIM</sub> (see also [Electrical Characteristics](#)). This size makes sure that the inductor does not saturate even during a short circuit on the output. When the inductor core saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I<sub>LS-LIM</sub>, is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This action can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powdered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, powdered iron cores have more core losses at frequency above about 1MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

### 8.2.2.3 Output Capacitor Selection

The peak current mode control scheme of the LMR60450-Q1 device allows operation over a wide range of inductor and output capacitor combinations. The output capacitance is responsible for maintaining the desired output voltage during operation. The output capacitance impacts several key performance factors including:

- The amount of output voltage ripple during steady state operation
- The overshoot and undershoot of the output voltage when a load transient occurs
- Loop stability

During steady state operation, the inductor supplies a triangular current to the load. The AC portion of this triangular current is filtered out by the output capacitance while the DC portion passes through to the load. The AC current through the output capacitance and the equivalent series resistance (ESR) of this capacitance both contribute to the output voltage ripple. Use [Equation 9](#) to estimate the amount of peak to peak output voltage ripple required for a given output capacitance:

$$V_{\text{ripple}} \approx \Delta I_L \times \sqrt{\text{ESR}^2 + \frac{1}{(8 \times f_{\text{sw}} \times C_{\text{OUT}})^2}} \quad (9)$$

Where:

$\Delta I_L$  = the peak to peak inductor current

Refer to [Table 8-1](#) for typical output capacitor values for 3.3V and 5V output voltage applications. In this example, two 47 $\mu$ F multilayer ceramic capacitors are used. For other output voltage designs, WEBENCH can be used as a starting point for selecting the value of output capacitor.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic capacitor placed on the output can help reduce high-frequency noise. Small-case size ceramic capacitors in the range of 1nF to 100nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Most ceramic capacitors deliver far less capacitance than the rating of the capacitor indicates. Be sure to check any capacitor selected for initial accuracy, temperature derating, and voltage derating. [Table 8-1](#) has been generated assuming typical derating of 16V, X7R, automotive grade capacitors. If lower voltage rated, non-automotive grade, or lower temperature rated capacitors are used, more capacitors than listed are likely to be needed.

### 8.2.2.4 Input Capacitor Selection

Input capacitors serve two important functions: The first is to reduce input voltage ripple into the LMR60450-Q1 and the input filter of the system. The second is to reduce high frequency noise. These two functions are implemented most effectively with separate capacitors. The input capacitors must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. See the following table.

**Table 8-3. Input Capacitor**

| CAPACITOR          | RECOMMENDED VALUE | COMMENT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|--------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| C <sub>IN_HF</sub> | 0.1μF             | This capacitor is used to suppress high frequency noise originating during switching events. Place this capacitor as close to the LMR60450-Q1 devices as design rules allow. Position is more important than exact capacity. After high frequency propagates into a system, suppressing or filtering can be hard. Because this high-frequency input capacitor is exposed to battery voltage in systems that operate directly off of battery, TI recommends 50V or higher voltage rating with an X7R or better dielectric.                                                            |
| C <sub>IN</sub>    | 2 × 4.7μF         | This capacitance is used to suppress input ripple and transients due to output load transients. If C <sub>IN</sub> is too small, input voltage can dip during load transients resetting the system if the system is operated under low voltage conditions. TI recommends 2 × 4.7μF for 400kHz and 1 × 4.7μF for 2MHz ceramic capacitors adjacent to the input pins of LMR60450-Q1 devices. Because the input capacitors are exposed to battery voltage in systems that operate directly off of battery, TI recommends 50V or higher voltage rating with an X7R or better dielectric. |

The values of C<sub>IN\_HF</sub> and C<sub>IN</sub> presented in [Table 8-3](#) can be used in most applications. If a certain amount of input voltage ripple is required, use [Equation 10](#) to calculate the required input capacitance.

$$C_{IN} \geq \frac{D \times (1 - D) \times I_{OUT}}{\Delta V_{IN\_PP} \times f_{sw}} \quad (10)$$

Where:

- D = Duty cycle = V<sub>OUT</sub> / V<sub>IN</sub>
- I<sub>OUT</sub> = DC output current
- ΔV<sub>IN\_PP</sub> = peak-to-peak input voltage ripple
- f<sub>sw</sub> = switching frequency

Use [Equation 11](#) to compare the RMS current rating of the selected input capacitors to make sure the input capacitors are capable of supplying the input switching current.

$$I_{IN\_RMS\_max} = I_{OUT} \times \sqrt{D \times (1 - D) + \frac{1}{12} \times \left( \frac{V_{OUT}}{L \times f_{sw} \times I_{OUT}} \right)^2 \times (1 - D)^2 \times D} \quad (11)$$

#### 8.2.2.5 Bootstrap Capacitor (CBOOT) Selection

The bootstrap capacitor C<sub>BOOT</sub> is connected between the BOOT and SW pins and provides the gate charge for the high-side MOSFET. Place this capacitor as close to the LMR60450-Q1 as design rules allow. TI recommends a high quality ceramic capacitor of 100nF and at least 10V.

#### 8.2.2.6 FB Voltage Divider for Adjustable Output Voltages

The LMR60450-Q1 can be configured to operate in either fixed or adjustable output voltage modes. For fixed output voltages as specified by the device orderable part number, simply connect the output voltage rail directly to the FB pin. When other output voltages are required, a resistor divider between the output voltage rail and ground with the FB pin as the center point set the output. Use [Equation 12](#) to calculate the output voltage given a specific feedback divider.

$$V_{OUT} = V_{FB} \times \left( 1 + \frac{R_{FBT}}{R_{FBB}} \right) \quad (12)$$

Alternatively, if the output voltage and R<sub>FBT</sub> are already known, use [Equation 13](#) to calculate the value of R<sub>FBB</sub>.

$$R_{FBB} = R_{FBT} \times \frac{V_{FB}}{V_{OUT} - V_{FB}} \quad (13)$$

Note that typically 100kΩ is used for R<sub>FBT</sub>. For V<sub>OUT</sub> = 3.3V, the above equation gives R<sub>FBB</sub> = 43.5kΩ. The nearest standard resistor value of 43.2kΩ is chosen.

#### 8.2.2.6.1 Feedforward Capacitor (CFF) Selection


In cases where an adjustable output voltage configuration is required, a feedforward capacitor (CFF) can be placed in parallel with the RFBT to improve transient performance and loop-phase margin. [Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor](#) application note is helpful when experimenting with a feedforward capacitor.

#### 8.2.2.7 R<sub>PG</sub> - PG Pullup Resistor


The PG pin is an open drain output that is used as a monitoring pin. If needed, a 100kΩ can be used to pull up to a voltage supply that is an excellent choice. See also [Recommended Operating Conditions](#) for a range of recommended PG pin pullup voltages. Other considerations, such as power consumption, can increase any of the values listed above.

### 8.2.3 Application Curves


The following characteristics apply to the circuit shown in [Figure 8-1](#). *These parameters are not tested and represent typical performance only.* Unless otherwise stated, the following conditions apply:  $V_{IN} = 12V$ ,  $T_A = 25^\circ C$ .




**Figure 8-2. Efficiency - Auto Mode**




**Figure 8-3. Efficiency - FPWM Mode**




**Figure 8-4. Efficiency - Auto Mode**



**Figure 8-5. Efficiency - FPWM Mode**



**Figure 8-6. Load and Line Regulation - Auto Mode**



**Figure 8-7. Load and Line Regulation - FPWM Mode**




Figure 8-8. Load and Line Regulation - Auto Mode




Figure 8-9. Load and Line Regulation - FPWM Mode




Figure 8-10. Dropout Curve




Figure 8-11. Output Current versus Maximum Ambient Temperature




Figure 8-12. Load Transient







Figure 8-13. Load Transient




**Figure 8-14. Steady-State Switching Waveform and Output Voltage Ripple**




**Figure 8-15. Steady-State Switching Waveform and Output Voltage Ripple**




**Figure 8-16. Enable Start-Up and Shutdown With 50mA Load**



**Figure 8-17. Enable Start-Up and Shutdown With 5A Load**



**Figure 8-18. Short-Circuit Behavior**



**Figure 8-19. Conducted EMI vs CISPR 25 Limits (Pink: Peak Signal, Green: Average Signal)**




Figure 8-20. Conducted EMI vs CISPR 25 Limits  
(Pink: Peak Signal, Green: Average Signal)




Figure 8-21. Recommended input EMI filter

### 8.3 Power Supply Recommendations

The characteristics of the input supply must be compatible with the specifications found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with the following equation.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (14)$$

where:

$\eta$  is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kinds of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of 20μF to 100μF is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This action can lead to instability, as well as some of the effects mentioned above, unless designed carefully. The [AN-2162 Simple Success With Conducted EMI From DC/DC Converters application note](#) provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

## 8.4 Layout


### 8.4.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the excellent performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in Figure 8-22. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. Figure 8-23 shows a recommended layout for the critical components of the LMR60450-Q1.

- Place the input capacitors as close as possible to the VIN and GND terminals.
- Use wide traces for the  $C_{BOOT}$  capacitor. Place  $C_{BOOT}$  close to the device with short/wide traces to the BOOT and SW pins.
- Place the feedback divider as close as possible to the FB pin of the device. Place  $R_{FBB}$ ,  $R_{FBT}$ , and  $C_{FF}$ , if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to  $V_{OUT}$  can be somewhat longer. However, the latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and as a heat dissipation path.
- Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. Enough copper area must be used to make sure a low  $R_{\theta JA}$ , commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes.
- Keep the switch area small. Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- [Layout Guidelines for Switching Power Supplies application note](#)
- [AN-1229 SIMPLE SWITCHER® PCB Layout Guidelines application note](#)
- [Constructing Your Power Supply- Layout Considerations seminar](#)
- [Low Radiated EMI Layout Made Simple with LM4360x and LM4600x application note](#)



**Figure 8-22. Current Loops With Fast Edges**

#### 8.4.1.1 Ground and Thermal Plane Considerations

As mentioned above, TI recommends to use one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. A ground plane also provides a quiet reference potential for the control circuitry. The PGND pin is connected to the source of the internal low side MOSFET switch. This pin must be connected directly to the ground of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations.

TI recommends to provide adequate device heat sinking by using the PGND of the IC as the primary thermal path. Thermal vias must be evenly distributed under the PGND pin. Use as much copper as possible for system ground plane on the top and bottom layers for the best heat dissipation. TI recommends to use a four-layer board with the copper thickness, starting from the top, as: 2oz, 1oz, 1oz, 2oz. A four-layer board with enough copper thickness and proper layout provides low current conduction impedance, proper shielding and lower thermal resistance.

Resources for thermal PCB design:

- [AN-2020 Thermal Design By Insight, Not Hindsight application note](#)
- [A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application note](#)
- [Semiconductor and IC Package Thermal Metrics application note](#)
- [Thermal Design made Simple with LM43603 and LM43602 application note](#)
- [PowerPAD™ Thermally Enhanced Package application note](#)
- [PowerPAD Made Easy application brief](#)
- [Using New Thermal Metrics application note](#)

#### 8.4.2 Layout Example




Figure 8-23. Adjustable Output Version

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 9.1.2 Device Nomenclature

Figure 9-1 shows the device naming nomenclature of the LMR60450-Q1. See [Section 4](#) for the availability of each variant. Contact a TI sales representatives or visit TI's [E2E support forum](#) for detail and availability of other options; minimum order quantities apply.




Figure 9-1. Device Naming Nomenclature

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [AN-1149 Layout Guidelines for Switching Power Supplies](#) application note
- Texas Instruments, [Low Radiated EMI Layout Made SIMPLE with LM4360x and LM4600x](#) application note
- Texas Instruments, [Constructing Your Power Supply – Layout Considerations](#) seminar
- Texas Instruments, [AN-1229 Simple Switcher PCB Layout Guidelines](#) application note
- Texas Instruments, [Using New Thermal Metrics](#) application note
- Texas Instruments, [PowerPAD Made Easy™](#) application note
- Texas Instruments, [PowerPAD™ Thermally Enhanced Package](#) application note
- Texas Instruments, [Thermal Design made Simple with LM43603 and LM43602](#) application note
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics](#) application note
- Texas Instruments, [AN-2020 Thermal Design By Insight, Not Hindsight](#) application note
- Texas Instruments, [AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages](#) application note
- Texas Instruments, [AN-2162 Simple Success with Conducted EMI for DC-DC Converters](#) application note
- Texas Instruments, [LM53600MAEVM and LM53601MAEVM](#) user's guide
- Texas Instruments, [LM53600NAEVM and LM53601LAEVM](#) user's guide

### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

HotRod™, PowerPAD™, and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary      This glossary lists and explains terms, acronyms, and definitions.


10 Revision History

| DATE           | REVISION | NOTES           |
|----------------|----------|-----------------|
| September 2025 | *        | Initial Release |

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 11.1 Tape and Reel Information




| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMR604503SVBCRQ1 | WQFN-FCRLF   | VBC             | 9    | 3000 | 180                | 8.4                | 2.25    | 2.8     | 1.1     | 4       | 8      | Q1            |

## LMR60450-Q1

SNAS895 – SEPTEMBER 2025

### TAPE AND REEL BOX DIMENSIONS



| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMR604503SVBCRQ1 | WQFN-FCRLF   | VBC             | 9    | 3000 | 210         | 185        | 35          |


ADVANCE INFORMATION



**VBC0009A**

**PACKAGE OUTLINE**  
**WQFN-FCRLF - 0.7 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT

**VBC0009A**

**WQFN-FCRLF - 0.7 mm max height**


PLASTIC QUAD FLATPACK - NO LEAD



### LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 30X



4229569/B 09/2023

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sl原因271](http://www.ti.com/lit/sl原因271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**VBC0009A**

**WQFN-FCRLF - 0.7 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated