



Support & training



LMK1D1212, LMK1D1216 SNAS823A – OCTOBER 2021 – REVISED APRIL 2023

# LMK1D121x Low Additive Jitter LVDS Buffer

## 1 Features

- High-performance LVDS clock buffer family: up to 2 GHz
  - 2:12 differential buffer (LMK1D1212)
  - 2:16 differential buffer (LMK1D1216)
- Supply voltage: 1.71 V to 3.465 V
- Low additive jitter: < 60 fs RMS maximum in 12kHz to

20-MHz at 156.25 MHz

- Very low phase noise floor: -164 dBc/Hz (typical)
- Very low propagation delay: < 575 ps maximum
- Output skew: 20 ps maximum
- High-swing LVDS (boosted mode): 500-mV VOD typical when AMP\_SEL = 1
- Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML signal levels
- LVDS reference voltage, V<sub>AC\_REF</sub>, available for capacitive-coupled inputs
- Industrial temperature range: -40°C to 105°C
- Packaged in
  - LMK1D1212: 6-mm × 6-mm, 40-pin VQFN (RHA)
  - LMK1D1216: 7-mm × 7-mm, 48-pin VQFN (RGZ)

# 2 Applications

- Telecommunications and networking
- Medical imaging
- Test and measurement
- Wireless infrastructure
- Pro audio, video and signage

## 3 Description

The LMK1D1212 clock buffer distributes with minimum skew one of two selectable clock inputs (IN0, IN1) to 12 pairs of differential LVDS clock outputs (OUT0 through OUT11). Similarly, the LMK1D1216 distributes 16 pairs of differential LVDS clock outputs (OUT0 through OUT15). The LMK1D121x family can accept two clock sources into an input multiplexer. The inputs can either be LVDS, LVPECL, LP-HCSL, HCSL, CML, or LVCMOS.

The LMK1D121x is specifically designed for driving  $50-\Omega$  transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin (see Figure 9-6).


The IN\_SEL pin selects the input which is routed to the outputs. If this pin is left open, it disables the outputs (static low). The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

The device operates in 1.8-V or 2.5-V or 3.3-V supply environment and is characterized from  $-40^{\circ}$ C to  $105^{\circ}$ C (ambient temperature).

**Device Information** 

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
LMK1D1212	VQFN (40)	6.00 mm × 6.00 mm
LMK1D1216	VQFN (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Device Comparison Table	3
6 Pin Configuration and Functions	4
7 Specifications	
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	6
7.5 Electrical Characteristics	7
7.6 Typical Characteristics	10
8 Parameter Measurement Information	12
9 Detailed Description	14
9.1 Overview	
9.2 Functional Block Diagram	

9.3 Feature Description	.14
9.4 Device Functional Modes	
10 Application and Implementation	.18
10.1 Application Information	18
10.2 Typical Application	
10.3 Power Supply Recommendations	.21
10.4 Layout	22
11 Device and Documentation Support	.24
11.1 Documentation Support	24
11.2 Receiving Notification of Documentation Updates.	.24
11.3 Support Resources	24
11.4 Trademarks	24
11.5 Electrostatic Discharge Caution	24
11.6 Glossary	24
12 Mechanical, Packaging, and Orderable	
Information	24

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (October 2021) to Revision A (April 2023)	Page
•	Added Device Comparison Table for TI LMK1D devices	3
•	Changed the LMK1D1212 IN0_N pin number from pin 9 to pin 8	4
•	Changed the LMK1D1212 IN0 P pin number from pin 8 to pin 9	4
•	Changed the LMK1D1216 INO_N pin number from pin 10 to pin 9	4
•	Changed the LMK1D1216 IN0 P pin number from pin 9 to pin 10	4
•	Moved the Power Supply Recommendations and Layout sections to the Application and Implementation section.	




# **5** Device Comparison Table


Device	Device Type	Features	Output Swing	Package	Body Size	
LMK1D2108	Dual 1:8	Global output enable and swing	350 mV	VQFN (48)	7.00 mm x 7.00 mm	
LIVIK ID2100	Dual 1.0	control via pin control	n control 500 mV		7.00 mm x 7.00 mm	
	Dual 1:6	Global output enable and swing	350 mV		0.00 mm v 0.00 mm	
LMK1D2106	Dual 1:0	control via pin control	500 mV	VQFN (40)	6.00 mm x 6.00 mm	
	Dual 1 <sup>.</sup> 4	Global output enable and swing	350 mV		E 00 mm v E 00 mm	
LMK1D2104	Dual 1:4	control via pin control	500 mV	VQFN (28)	5.00 mm x 5.00 mm	
	Dual 4.2	Global output enable and swing	350 mV		2.00 mm v 2.00 mm	
LMK1D2102	Dual 1:2	control via pin control	500 mV	VQFN (16)	3.00 mm x 3.00 mm	
	1D1216 2:16	Global output enable control via	350 mV	VQFN (48)	7.00 mm x 7.00 mm	
LMK1D1216		pin control	500 mV			
LMK1D1212	2:12	Global output enable control via	350 mV	VQFN (40)	6.00 mm x 6.00 mm	
LIVIKTD1212		pin control	500 mV			
		Individual output enable control via	350 mV		6.00 mm x 6.00 mm 6.00 mm x 6.00 mm	
LMK1D1208P	2:8	pin control	500 mV	VQGN (40)		
	0.0	Individual output enable control via	350 mV			
LMK1D1208I	2:8	I2C	500 mV	VQFN (40)		
LMK1D1208	2:8	Global output enable control via pin control	350 mV	VQFN (28)	5.00 mm x 5.00 mm	
LMK1D1204P	2:4	Individual output enable control via pin control	350 mV	VQGN (28)	5.00 mm x 5.00 mm	
LMK1D1204	2:4	Global output enable control via pin control	350 mV	VQFN (16)	3.00 mm x 3.00 mm	



## **6** Pin Configuration and Functions



### Figure 6-1. LMK1D1212: RHA Package 40-Pin VQFN Top View



### Figure 6-2. LMK1D1216: RGZ Package 48-Pin VQFN Top View

	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	LMK1D1212	LMK1D1216		DESCRIPTION
DIFFERENTIAL/SING	LE-ENDED CLOCK	INPUT		
IN0_P	9	10		Driver Differential in starting in the start
IN0_N	8	9		Primary: Differential input pair or single-ended input
IN1_P	2	3		Secondary: Differential input pair or single-ended input.
IN1_N	3	4		Note that INP0, INN0 are used indistinguishably with IN0_P, IN0_N.
INPUT SELECT		1		
IN_SEL	1	2	I	Input Selection with an internal 500-k $\Omega$ pullup and 320-k $\Omega$ pulldown resistor; selects input port. See Table 9-2.
AMPLITUDE SELECT	T	1		
AMP_SEL	10	11	I	Output amplitude swing select with an internal 500-k $\Omega$ pullup and 320-k $\Omega$ pulldown. See Table 9-3.
BIAS VOLTAGE OUT	PUT	1		
V <sub>AC_REF0</sub>	7	8	0	Bias voltage output for capacitive coupled inputs. If used, TI
V <sub>AC_REF1</sub>	4	5		recommends using a 0.1-µF capacitor to GND on this pin.
DIFFERENTIAL CLOO	CK OUTPUT			
OUT0_P	12	14	0	Differential LVDS output pair number 0
OUT0_N	13	15		
OUT1_P	14	16	0	Differential LVDS output pair number 1
OUT1_N	15	17		
OUT2_P	16	18	0	Differential LVDS output pair number 2
OUT2_N	17	19		
OUT3_P	18	20	0	Differential LVDS output pair number 2
OUT3_N	19	21		Differential LVDS output pair number 3

### Table 6-1. Pin Functions



#### LMK1D1212, LMK1D1216 SNAS823A – OCTOBER 2021 – REVISED APRIL 2023

### Table 6-1. Pin Functions (continued)

NAME	LMK1D1212	LMK1D1216	TYPE <sup>(1)</sup>	DESCRIPTION			
OUT4_P	22	22	0				
OUT4_N	23	23	0	Differential LVDS output pair number 4			
OUT5_P	24	25	2				
OUT5_N	25	26	0	Differential LVDS output pair number 5			
OUT6_P	26	27	0				
OUT6_N	27	28		Differential LVDS output pair number 6			
OUT7_P	28	29	0	Differential LV/DC output pair number 7			
OUT7_N	29	30		Differential LVDS output pair number 7			
OUT8_P	32	31	0	Differential LVDS output pair number 8			
OUT8_N	33	32					
OUT9_P	34	33	0	Differential LV/DS output pair number 0			
OUT9_N	35	34		Differential LVDS output pair number 9			
OUT10_P	36	35	0	Differential LV/DC output pair number 10			
OUT10_N	37	36		Differential LVDS output pair number 10			
OUT11_P	38	38	0	Differential LVDS output pair number 11			
OUT11_N	39	39					
OUT12_P	—	40	0	Differential LVDS output pair number 12			
OUT12_N	_	41					
OUT13_P	_	42	0	Differential LVDS output pair number 13			
OUT13_N	_	43					
OUT14_P	—	44	0	Differential LVDS output pair number 14			
OUT14_N	_	45					
OUT15_P	—	46	0	Differential LVDS output pair number 15			
OUT15_N	—	47					
SUPPLY VOLTAGE	•						
V <sub>DD</sub>	5, 6, 11, 20, 31, 40	6, 7, 13, 24, 37, 48	Р	Device power supply (1.8 V, 2.5 V, or 3.3 V)			
GROUND							
GND	21, 30	1, 12	G	Ground			
MISC							
DAP	DAP	DAP	G	Die Attach Pad. Connect to the printed circuit board (PCB) ground plane for heat dissipation.			

(1) G = Ground, I = Input, O = Output, P = Power



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		٨	/IN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	-	0.3	3.6	V
V <sub>IN</sub>	Input voltage	-	0.3	3.6	V
Vo	Output voltage	-	0.3	V <sub>DD</sub> + 0.3	V
I <sub>IN</sub>	Input current	-	-20	20	mA
lo	Continuous output current	-	-50	50	mA
TJ	Junction temperature			135	°C
T <sub>stg</sub>	Storage temperature <sup>(2)</sup>	-	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Device unpowered

## 7.2 ESD Ratings

				VALUE	UNIT
V	Electroctatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>		V	
	V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>		3.3-V supply	3.135	3.3	3.465	
	Core supply voltage	2.5-V supply	2.375	2.5	2.625	V
		1.8-V supply	1.71	1.8	1.89	
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90 % of VDD)	0.1		20	ms
T <sub>A</sub>	Operating free-air temperature		-40		105	°C
TJ	Operating junction temperature		-40		135	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMK1D1212	LMK1D1216	
		RHA (VQFN)	RGZ (VQFN)	UNIT
		40 PINS	48 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	30.3	30.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	21.6	21.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	13.1	12.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	0.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	13	12.8	°C/W



 $\begin{tabular}{|c|c|c|c|} \hline $LMK1D1212$ $LMK1D1216$ \\ \hline $RHA (VQFN)$ $RGZ (VQFN)$ $UNIT$ \\ \hline $HA (VQFN)$ $RGZ (VQFN)$ \\ \hline $HA (VQFN)$ \\ \hline $HA (VQFN)$ $RGZ (VQFN)$ \\ \hline $HA (VQFN)$ 

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PPLY CHARACTERISTICS				ШАЛ	ONIT
POWER SU			1			
IDD <sub>STAT</sub>	Core supply current, static (LMK1D1212)	All outputs enabled and unterminated, f = 0 Hz		65		mA
IDD <sub>STAT</sub>	Core supply current, static (LMK1D1216)	All outputs enabled and unterminated, f = 0 Hz		70		mA
IDD <sub>100M</sub>	Core supply current (LMK1D1212)	All outputs enabled, $R_L = 100 \Omega$ , f = 100 MHz		105	130	mA
IDD <sub>100M</sub>	Core supply current (LMK1D1216)	All outputs enabled, $R_L = 100 \Omega$ , f = 100 MHz		120	150	mA
IN_SEL/AM	P_SEL CONTROL INPUT CHARACTERIS	FICS (Applies to $V_{DD}$ = 1.8 V ± 5%,	2.5 V ± 5% and	3.3 V ± 5%	,)	
Vd <sub>I3</sub>	Tri-state input	Open	0.4	4 × V <sub>CC</sub>		V
V <sub>IH</sub>	Input high voltage	Minimum input voltage for a logical "1" state in table 1	0.7 × V <sub>CC</sub>	V	<sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input low voltage	Maximum input voltage for a logical "0" state in table 1	-0.3	0	.3 × V <sub>CC</sub>	V
I <sub>IH</sub>	Input high current	$V_{DD}$ can be 1.8V, 2.5V, or 3.3V with $V_{IH}$ = $V_{DD}$			30	μA
IIL	Input low current	$V_{DD}$ can be 1.8V, 2.5V, or 3.3V with $V_{IH}$ = $V_{DD}$	-30			μA
R <sub>pull-up</sub>	Input pullup resistor			500		kΩ
R <sub>pull-down</sub>	Input pulldown resistor			320		kΩ
	DED LVCMOS/LVTTL CLOCK INPUT (App	blies to V <sub>DD</sub> = 1.8 V ± 5%, 2.5 V ± 5%	% and 3.3 V ± 5	%)		
f <sub>IN</sub>	Input frequency	Clock input	DC		250	MHz
V <sub>IN_S-E</sub>	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dVIN/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
IIH	Input high current	V <sub>DD</sub> = 3.465 V, V <sub>IH</sub> = 3.465 V			60	μA
IIL	Input low current	V <sub>DD</sub> = 3.465 V, V <sub>IL</sub> = 0 V	-30			μA
C <sub>IN_SE</sub>	Input capacitance	at 25°C		3.5		pF
	TAL CLOCK INPUT (Applies to V <sub>DD</sub> = 1.8 V	/ ± 5%, 2.5 V ± 5% and 3.3 V ± 5%)				
f <sub>IN</sub>	Input frequency	Clock input			2	GHz
\ <i>\</i>	Differential input voltage peak-to-peak {2	V <sub>ICM</sub> = 1 V (V <sub>DD</sub> = 1.8 V)	0.3		2.4	N
V <sub>IN,DIFF(p-p)</sub>	$\times (V_{INP} - V_{INN})$	V <sub>ICM</sub> = 1.25 V (V <sub>DD</sub> = 2.5 V/3.3 V)	0.3		2.4	V <sub>PP</sub>
V <sub>ICM</sub>	Input common-mode voltage	V <sub>IN,DIFF(P-P)</sub> > 0.4 V (V <sub>DD</sub> = 1.8 V/2.5 V/3.3 V)	0.25		2.3	V
I <sub>IH</sub>	Input high current	V <sub>DD</sub> = 3.465 V, V <sub>INP</sub> = 2.4 V, V <sub>INN</sub> = 1.2 V			30	μA
		V <sub>DD</sub> = 3.465 V, V <sub>INP</sub> = 0 V, V <sub>INN</sub> =	-30			μA
IIL	Input low current	1.2 V	-30			μA



#### VDD = 1.8 V ± 5 %, –40°C ≤T\_A ≤ 105°C. Typical values are at VDD = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	values are at VDD = 1.8 V, 25°C	MIN	TYP	MAX	UNIT
LVDS DC OU						
VOD	Differential output voltage magnitude   V <sub>OUTP</sub> - V <sub>OUTN</sub>	$V_{IN,DIFF(P-P)} = 0.3 V, R_{LOAD} = 100$ $\Omega$	250	350	450	mV
VOD	Differential output voltage magnitude   V <sub>OUTP</sub> - V <sub>OUTN</sub>	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega, AMP\_SEL = 1$	400	400 500 650		mV
ΔVOD	Change in differential output voltage magnitude	$\frac{V_{\text{IN,DIFF}(\text{P-P})} = 0.3 \text{ V, } R_{\text{LOAD}} = 100}{\Omega}$	-15		15	mV
ΔVOD	Change in differential output voltage magnitude	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, \text{ R}_{LOAD} = 100$ $\Omega, \text{ AMP}SEL = 1$	-20		20	mV
Vacion	Steady-state, common-mode output		1		1.2	V
V <sub>OC(SS)</sub>	voltage		1.1		1.375	v
V <sub>OC(SS)</sub>	Steady-state, common-mode output		0.8		1.05	V
- 00(88)	voltage		0.9		1.15	
$\Delta_{VOC(SS)}$	Change in steady-state, common-mode output voltage	$V_{\text{IN,DIFF}(P-P)} = 0.3 \text{ V, } R_{\text{LOAD}} = 100 $	-15		15	mV
$\Delta_{VOC(SS)}$	Change in steady-state, common-mode output voltage	$ \begin{array}{c} V_{\text{IN,DIFF(P-P)}} = 0.3 \text{ V},  \text{R}_{\text{LOAD}} = 100 \\ \Omega,  \text{AMP}\_\text{SEL} = 1 \end{array} $	-20		20	mV
LVDS AC OU	ITPUT CHARACTERISTICS					
V <sub>ring</sub>	Output overshoot and undershoot		-0.1		0.1	V <sub>OD</sub>
V <sub>OS</sub>	Output AC common-mode voltage	$V_{IN,DIFF(P-P)}$ = 0.3 V, $R_{LOAD}$ = 100 $\Omega$		50	100	$\mathrm{mV}_{\mathrm{pp}}$
V <sub>OS</sub>	Output AC common-mode voltage	$V_{\text{IN,DIFF}(P-P)} = 0.3 \text{ V},  \text{R}_{\text{LOAD}} = 100$ $\Omega,  \text{AMP} \text{_SEL} = 1$		75	150	$\mathrm{mV}_{\mathrm{pp}}$
l <sub>os</sub>	Short-circuit output current (differential)	V <sub>OUTP</sub> = V <sub>OUTN</sub>	-12		12	mA
I <sub>OS(cm)</sub>	Short-circuit output current (common- mode)	V <sub>OUTP</sub> = V <sub>OUTN</sub> = 0	-24		24	mA
t <sub>PD</sub>	Propagation delay	$V_{IN,DIFF(P-P)}$ = 0.3 V, $R_{LOAD}$ = 100 $\Omega^{(1)}$	0.3		0.575	ns
t <sub>sk, O</sub>	Output skew	Skew between outputs with the same load conditions (12 and 16 channels) <sup>((2))</sup>			20	ps
t <sub>SK, PP</sub>	Part-to-part skew	Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading.			200	ps
t <sub>SK, P</sub>	Pulse skew	50% duty cycle input, crossing point-to-crossing-point distortion (3)	-20		20	ps
t <sub>rjit(add)</sub>	Random additive Jitter (rms)	$\label{eq:Integration} \begin{array}{l} f_{\text{IN}} = 156.25 \mbox{ MHz with 50\% duty-} \\ \mbox{cycle, Input slew rate} = 1.5 \mbox{V/ns,} \\ \mbox{Integration range} = 12 \mbox{ kHz to 20} \\ \mbox{MHz, with output load } \\ \mbox{R}_{\text{LOAD}} = \\ \mbox{100 } \Omega \end{array}$		45	60	fs, RMS
		PN <sub>1kHz</sub>		-143		
	Phase Noise for a carrier frequency of	PN <sub>10kHz</sub>	-150			
Phase noise	156.25 MHz with 50% duty-cycle, Input slew rate = 1.5V/ns with output load	PN <sub>100kHz</sub>		-157		dBc/Hz
	$R_{LOAD} = 100 \Omega$	PN <sub>1MHz</sub>	-160			
		PN <sub>floor</sub>		-164		



#### VDD = 1.8 V ± 5 %, –40°C ≤T\_A ≤ 105°C. Typical values are at VDD = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MUX <sub>ISO</sub>	Mux Isolation	$f_{\rm IN}$ = 156.25 MHz. The difference in power level at $f_{\rm IN}$ when the selected clock is active and the unselected clock is static versus when the selected clock is inactive and the unselected clock is active.		80		dB
ODC	Output duty cycle	With 50% duty cycle input	45		55	%
t <sub>R</sub> /t <sub>F</sub>	Output rise and fall time	20% to 80% with R <sub>LOAD</sub> = 100 $\Omega$			300	ps
t <sub>R</sub> /t <sub>F</sub>	Output rise and fall time	20% to 80% with RLOAD = 100 $\Omega$ (AMP_SEL= 1)			300	ps
V <sub>AC_REF</sub>	Reference output voltage	VDD = 2.5 V, I <sub>LOAD</sub> = 100 µA	0.9	1.25	1.375	V
POWER SU	IPPLY NOISE REJECTION (PSNR) $V_{DD} = 2$	.5 V/ 3.3 V			•	
PSNR	Power Supply Noise Rejection (f <sub>carrier</sub> =	10 kHz, 100 mVpp ripple injected on $V_{\text{DD}}$		-70		dBc
	156.25 MHz)	1 MHz, 100 mVpp ripple injected on $V_{DD}$		-50		

(1) Measured between single-ended/differential input crossing point to the differential output crossing point.


(2) For the dual bank devices, the inputs are phase aligned and have 50% duty cycle.


(3) Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.




## 7.6 Typical Characteristics

Figure 7-1 and Figure 7-2 capture the variation of the LMK1D1216 current consumption with input frequency, supply voltage, and AMP\_SEL. The LMK1D1212 follows a similar trend. Figure 7-3 and Figure 7-4 show the variation of the differential output voltage (VOD) swept across frequency for AMP\_SEL = 0 and AMP\_SEL = 1. This result is applicable to LMK1D1212 as well.











## 7.6 Typical Characteristics

Figure 7-1 and Figure 7-2 capture the variation of the LMK1D1216 current consumption with input frequency, supply voltage, and AMP\_SEL. The LMK1D1212 follows a similar trend. Figure 7-3 and Figure 7-4 show the variation of the differential output voltage (VOD) swept across frequency for AMP\_SEL = 0 and AMP\_SEL = 1. This result is applicable to LMK1D1212 as well.




Figure 7-4. LMK1D1216 VOD vs. Frequency, AMP\_SEL = 1



## **8 Parameter Measurement Information**




Figure 8-1. LVDS Output DC Configuration During Device Test




Figure 8-2. LVDS Output AC Configuration During Device Test






Figure 8-3. DC-Coupled LVCMOS Input During Device Test










- A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t<sub>PLHn</sub> or the difference between the fastest and the slowest t<sub>PLHn</sub> (n = 0, 1, 2, ..7)
- B. Part-to-part skew is calculated as the greater of the following: the difference between the fastest and the slowest t<sub>PLHn</sub> or the difference between the fastest and the slowest t<sub>PHLn</sub> across multiple devices (n = 0, 1, 2, ..7)



## Figure 8-5. Output Skew and Part-to-Part Skew






## **9** Detailed Description

## 9.1 Overview

The LMK1D121x LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two 50- $\Omega$  lines is 100  $\Omega$  between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D121x, AC coupling must be used. If the LVDS receiver has internal 100- $\Omega$  termination, external termination must be omitted.

### 9.2 Functional Block Diagram



## 9.3 Feature Description

The LMK1D121x is a low additive jitter LVDS fan-out buffer that can generate up to 12 (LMK1D1212) or 16 (LMK1D1216) copies of two selectable LVPECL, LVDS, LP-HCSL, HCSL, or LVCMOS inputs. The LMK1D121x can accept reference clock frequencies up to 2 GHz while providing low output skew.

Table 9-1 lists the LMK1D1212 and LMK1D1216outputs divided into two banks.

Table 9-1. Output Bank								
Bank	LMK1D1212	LMK1D1216						
0	OUT0 to OUT5	OUT0 to OUT7						
1	OUT6 to OUT11	OUT8 to OUT15						

- - -



Apart from providing a very low additive jitter and low output skew, the LMK1D121x has an input select pin (IN SEL) and an output amplitude control pin (AMP SEL).

#### 9.3.1 Fail-Safe Input and Hysteresis

The LMK1D121x family of devices is designed to support fail-safe input operation feature. This feature allows the user to drive the device inputs before  $V_{DD}$  is applied without damaging the device. Refer to Section 7 for more information on the maximum input supported by the device. User should note that incorporating the fail-safe inputs also results in a slight increase in clock input pin capacitance.

The device also incorporates an input hysteresis which prevents random oscillation in absence of an input signal. Furthermore, this feature allows the input pins to be left open.

#### 9.3.2 Input Mux

The LMK1D121x family of devices has a 2:1 input mux. This feature allows the user to select between the two clock inputs using the IN SEL pin and fan out the input to the outputs. More information on the input selection is provided in the next section.

#### 9.4 Device Functional Modes

The two inputs of the LMK1D121x are internally muxed together and can be selected through the control pin (see Table 9-2). Unused inputs can be left floating to reduce overall component cost. Both AC- and DC-coupling schemes can be used with the LMK1D121x to provide greater system flexibility.

Table 9-2. Input Selection						
IN_SEL	ACTIVE CLOCK INPUT					
0	IN0_P, IN0_N					
1	IN1_P, IN1_N					
Open	None <sup>(1)</sup>					

Table 9-2. Input Selection	on
----------------------------	----

(1)The input buffers are disabled and the outputs are static.

The output amplitude of the banks of the LMK1D121x can be selected through the amplitude selection pin (see Table 9-3). The higher output amplitude mode (boosted swing LVDS mode) can be used in applications which require higher amplitude either for better noise performance (higher slew rate) or if the receiver has swing requirements which the standard LVDS swing cannot meet.

AMP_SEL	OUTPUT AMPLITUDE (mV)						
0	Bank 0: boosted LVDS swing (500 mV) Bank 1: standard LVDS swing (350 mV)						
OPEN	Bank 0: standard LVDS swing (350 mV) Bank 1: standard LVDS swing (350 mV)						
1	Bank 0: boosted LVDS swing (500 mV) Bank 1: boosted LVDS swing (500 mV)						

#### Table 9-3, Amplitude Selection

#### 9.4.1 LVDS Output Termination

TI recommends unused outputs to be terminated differentially with a 100- $\Omega$  resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode  $V_{OS}$ ) in the outputs being used.

The LMK1D121x can be connected to LVDS receiver inputs with DC and AC coupling as shown in Figure 9-1 and Figure 9-2, respectively.




Figure 9-1. Output DC Termination




Figure 9-2. Output AC Termination (With the Receiver Internally Biased)

## 9.4.2 Input Termination

The LMK1D121x inputs can be interfaced with LVDS, LVPECL, LP-HCSL, HCSL, CML, or LVCMOS drivers.

LVDS drivers can be connected to LMK1D121x inputs with DC and AC coupling as shown Figure 9-3 and Figure 9-4, respectively.





Figure 9-3. LVDS Clock Driver Connected to LMK1D121x Input (DC-Coupled)



## Figure 9-4. LVDS Clock Driver Connected to LMK1D121x Input (AC-Coupled)

Figure 9-5 shows how to connect LVPECL inputs to the LMK1D121x. The series resistors are required to reduce the LVPECL signal swing if the signal swing is >1.6  $V_{PP}$ .






Figure 9-5. LVPECL Clock Driver Connected to LMK1D121x Input

Figure 9-6 shows how to couple a LVCMOS clock input to the LMK1D121x directly.




Figure 9-6. 1.8-V, 2.5-V, or 3.3-V LVCMOS Clock Driver Connected to LMK1D121x Input

For unused input, TI recommends grounding both input pins (INP, INN) using  $1-k\Omega$  resistors.



## **10 Application and Implementation**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **10.1 Application Information**

The LMK1D121x is a low additive jitter universal to LVDS fan-out buffer with 2 selectable inputs. The small package size, low output skew, and low additive jitter make for a flexible device in demanding applications.

### **10.2 Typical Application**




Figure 10-1. Fan-Out Buffer for Line Card Application



#### **10.2.1 Design Requirements**

The LMK1D121x shown in Figure 10-1 is configured to select two inputs: a 156.25-MHz LVDS clock from the backplane, or a secondary 156.25-MHz LVCMOS 2.5-V oscillator. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. 0.1- $\mu$ F capacitors are used to reduce noise on both V<sub>AC\_REF</sub> and SECREF\_N. Either input signal can be then fanned out to desired devices, as shown. The configuration example is driving 4 LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC coupling with an LVDS driver such as the LMK1D121x. This PHY device features internal termination so no additional components are required for proper operation.
- The ASIC LVDS receiver features internal termination and operates at the same common-mode voltage as the LMK1D121x. Again, no additional components are required.
- The FPGA requires external AC coupling, but has internal termination. 0.1-µF capacitors are placed to
  provide AC coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling
  capacitors.
- Unused outputs of the LMK1D121x device are terminated differentially with a 100-Ω resistor for optimum performance.

#### **10.2.2 Detailed Design Procedure**

See *Input Termination* for proper input terminations, dependent on single-ended or differential inputs.

See LVDS Output Termination for output termination schemes depending on the receiver application.

TI recommends unused outputs to be terminated differentially with a 100- $\Omega$  resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode V<sub>OS</sub>) in the outputs being used.


In this example, the PHY, ASIC, FPGA, and CPU require different schemes. Power-supply filtering and bypassing is critical for low-noise applications.

See *Power Supply Recommendations* for recommended filtering techniques. A reference layout is provided in *Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board* (SCAU043).



#### **10.2.3 Application Curves**


This section shows the low additive noise for the LMK1D1216. The low noise 156.25-MHz source with 25-fs RMS jitter, shown in Figure 10-2, drives the LMK1D1216, resulting in 46.9-fs RMS when integrated from 12 kHz to 20 MHz (Figure 10-3). The resultant additive jitter is a low 39.7-fs RMS for this configuration. Note that this result applies to the LMK1D1212 device as well.




Note: Reference signal is a low-noise Rhode and Schwarz SMA100B

#### Figure 10-2. LMK1D1216 Reference Phase Noise, 156.25 MHz, 25-fs RMS (12 kHz to 20 MHz)







### **10.3 Power Supply Recommendations**

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example,  $0.1-\mu$ F) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver. These ferrite beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

Figure 10-4 shows this recommended power-supply decoupling method.






Figure 10-4. Power Supply Decoupling

## 10.4 Layout

### 10.4.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package. Figure 10-5 and Figure 10-6show the recommended top layer and via patterns for the 40-pin package (LMK1D1212).

#### 10.4.2 Layout Examples




Figure 10-5. PCB layout example for LMK1D1212, Top Layer






Figure 10-6. PCB Layout Example for LMK1D1212, GND Layer



## 11 Device and Documentation Support

## **11.1 Documentation Support**

### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board user's guide
- Texas Instruments, *Power Consumption of LVPECL and LVDS* Analog design journal
- Texas Instruments, Using Thermal Calculation Tools for Analog Components application report

## **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMK1D1212RHAR	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1212
LMK1D1212RHAR.B	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1212
LMK1D1212RHAT	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1212
LMK1D1212RHAT.B	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1212
LMK1D1216RGZR	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1216
LMK1D1216RGZR.B	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1216
LMK1D1216RGZRG4.B	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1216
LMK1D1216RGZT	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1216
LMK1D1216RGZT.B	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	LMK1D 1216

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



www.ti.com

# PACKAGE OPTION ADDENDUM

23-May-2025

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

\*All dimensions are nominal

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D1212RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMK1D1212RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMK1D1216RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
LMK1D1216RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Nov-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D1212RHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
LMK1D1212RHAT	VQFN	RHA	40	250	210.0	185.0	35.0
LMK1D1216RGZR	VQFN	RGZ	48	2500	367.0	367.0	35.0
LMK1D1216RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

# **RHA 40**


6 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RHA0040B**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RHA0040B**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **RHA0040B**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGZ0048B**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RGZ0048B**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGZ0048B**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated