











LMH6642Q-Q1, LMH6643Q-Q1

SNOSC61C - JANUARY 2012-REVISED SEPTEMBER 2014

# LMH6642Q/LMH6643Q Low Power, 130 MHz, 75 mA Rail-to-Rail Output Amplifiers

#### Features

- $(V_S = \pm 5 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 2 \text{ k}\Omega, A_V = +1.$ Typical Values Unless Specified).
- -3dB BW (A<sub>V</sub> = +1) 130 MHz
- Supply Voltage Range 2.7 V to 10 V
- Slew Rate,  $(A_V = -1) 130V/\mu s^{(1)}$
- Supply Current (no load) 2.7 mA/amp
- Output Short Circuit Current +115 mA/-145 mA
- Linear Output Current ±75mA
- Input Common Mode Voltage 0.5V Beyond V<sup>-</sup>, 1V
- Output Voltage Swing 40mV from Rails
- Input Voltage Noise (100kHz) 17nV/√Hz
- Input Current Noise (100kHz) 0.9pA/√Hz
- THD (5MHz,  $R_L = 2 k\Omega$ ,  $V_O = 2V_{PP}$ ,  $A_V = +2$ ) -62 dBc
- Settling Time 68ns
- Fully Characterized for 3 V, 5 V, and ±5 V
- Overdrive Recovery 100ns
- Output Short Circuit Protected<sup>(2)</sup>
- No Output Phase Reversal with CMVR Exceeded
- LMH6643QMM and LMH6642QMF are AEC-Q100 Grade 3 Qualified and are Manufactured on an Automotive Grade Flow

## **Applications**

- Active Filters
- CD/DVD ROM
- ADC Buffer Amp
- Portable Video
- Current Sense Buffer
- Automotive

## 3 Description

The LMH664X family true single supply voltage feedback amplifiers offer high speed (130 MHz), low distortion (-62 dBc), and exceptionally high output current (approximately 75 mA) at low cost and with reduced power consumption when compared against existing devices with similar performance.


Input common mode voltage range extends to 0.5 V below V<sup>-</sup> and 1 V from V<sup>+</sup>. Output voltage range extends to within 40mV of either supply rail, allowing wide dynamic range especially desirable in low voltage applications. The output stage is capable of approximately 75 mA in order to drive heavy loads. Fast output Slew Rate (130 V/µs) ensures large peak-to-peak output swings can be maintained even at higher speeds, resulting in exceptional full power bandwidth of 40 MHz with a 3-V supply. These characteristics, along with low cost, are ideal features for a multitude of industrial and commercial applications.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMH6642-Q1	SOT-23 (5)	2.90 mm × 1.60 mm
LMH6643-Q1	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Large Signal Frequency Response



#### Closed Loop Gain vs. Frequency for Various Gain



<sup>(1)</sup> Slew rate is the average of the rising and falling slew rates

 $<sup>^{(2)}</sup>$  Output short circuit duration is infinite for  $V_S < 6 \text{ V}$  at room temperature and below. For V<sub>S</sub> > 6 V, allowable short circuit duration is 1.5 ms.



## **Table of Contents**

1	Features 1		7.8 Typical Performance Characteristics
2	Applications 1	8	Application and Implementation 20 8.1 Circuit Description 20
3 4 5	Description		8.2 Single Supply, Low Power Photodiode Amplifier 23 8.3 Printed Circuit Board Layout and Component Values
5 6 7	Pin Configuration and Functions	9	Section
•	7.1 Absolute Maximum Ratings <sup>(1)</sup>		9.1       Documentation Support       25         9.2       Related Links       25         9.3       Trademarks       25         9.4       Electrostatic Discharge Caution       25         9.5       Glossary       25
	7.5         3V Electrical Characteristics         5           7.6         5V Electrical Characteristics         7           7.7         ±5V Electrical Characteristics         9	10	·

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (March 2013) to Revision C	Page
•	Changed data sheet structure and organization. Added, updated, or renamed the following sections: Device Information Table, Pin Configuration and Functions, Application and Implementation; Device and Documentation Support; Mechanical, Packaging, and Ordering Information	1
•	Changed "Junction Temperature Range" to "Operating Temperature Range" in Recommended Operating Condition	s 4
•	Deleted T <sub>J</sub> = 25°C in Electrical Characteristics tables	5
<u>•</u>	Deleted T <sub>J</sub> = 25°C in Typical Performance Characteristics section.	11
CI	hanges from Revision A (March 2013) to Revision B	Page
•	Changed layout of National Data Sheet to TI format	24

Product Folder Links: LMH6642Q-Q1 LMH6643Q-Q1

BUDINIL DOCUMENTATION FEEDDACK





## 5 Description (continued)

Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1dB gain flatness up the 12MHz under 150 $\Omega$  load and A<sub>V</sub> = +2) with minimal peaking (typically 2dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68ns) and low distortion allows the device to operate well in ADC buffer, and high frequency filter applications as well as other applications.

This device family offers professional quality video performance with low DG (0.01%) and DP (0.01°) characteristics. Differential Gain and Differential Phase characteristics are also well maintained under heavy loads ( $150\Omega$ ) and throughout the output voltage range. The LMH664X family is offered in single (LMH6642) and dual (LMH6643).

## 6 Pin Configuration and Functions





#### **Pin Functions**

PIN				
NAME	NUMBER		1/0	DESCRIPTION
NAIVIE	LMH6642Q	LMH6643Q		
-IN	4		1	Inverting Input
+IN	3		1	Non-inverting Input
-IN A		2	I	ChA Inverting Input
+IN A		3	1	ChA Non-inverting Input
-IN B		6	1	ChB Inverting Input
+IN B		5	1	ChB Non-inverting Input
OUT A		1	0	ChA Output
OUT B		7	0	ChB Output
OUTPUT	1		0	Output
V-	2	4	I	Negative Supply
V <sup>+</sup>	5	8	I	Positive Supply

Product Folder Links: LMH6642Q-Q1 LMH6643Q-Q1



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)(2)(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V <sub>IN</sub> Differential		±2.5	V
Output Short Circuit Duration		See (3) and (4)	
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )		13.5	V
Voltage at Input/Output pins		V <sup>+</sup> +0.8 V <sup>-</sup> -0.8	V
Input Current		±10	mA
Junction Temperature <sup>(5)</sup>		+150	°C
Soldering Information			
Infrared or Convection Reflow (20 sec)		235	°C
Wave Soldering Lead Temp.(10 sec)		260	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (4) Output short circuit duration is infinite for V<sub>S</sub> < 6 V at room temperature and below. For V<sub>S</sub> > 6 V, allowable short circuit duration is 1.5ms.
- (5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PC board.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	+150	°C
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (MM) <sup>(2)</sup>		200	V
		Charged Device Model (CDM), per AEC Q100-011		1000	

AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification,1.5kΩ in series with 100pF.

## 7.3 Recommended Operating Conditions<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )	2.7	10	V
Operating Temperature Range <sup>(2)</sup>	-40	+85	°C

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup> Rosa Junction-to-ambient thermal resistance <sup>(2)</sup>	DBV05A	DGK08A	UNIT
	I TERMAL METRIC"	5 PINS 8 PINS		UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	265°C/W	235°C/W	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PC board.

Submit Documentation Feedback

<sup>(2)</sup> Machine Model,  $0\Omega$  in series with 200pF.

<sup>(2)</sup> The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PC board.



#### 7.5 3V Electrical Characteristics

Unless otherwise specified, all limits ensured for  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ ,  $V_{ID}$  (input differential voltage) as noted (where applicable) and  $R_L = 2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 \text{mV}_{PP}$	80	115		N 41 1-
		$A_V = +2$ , -1, $V_{OUT} = 200 \text{mV}_{PP}$		46		MHz
BW <sub>0.1dB</sub>	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to V+/2, $R_L = 402\Omega$ , $V_{OUT} = 200 \text{mV}_{PP}$		19		MHz
PBW	Full Power Bandwidth	$A_V = +1$ , $-1dB$ , $V_{OUT} = 1V_{PP}$		40		MHz
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100kHz		17		nV/√ <del>Hz</del>
		f = 1kHz		48		110/ 1112
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.90		pA/√ <del>Hz</del>
		f = 1kHz		3.3		pA/ VI IZ
THD	Total Harmonic Distortion	$ f = 5MHz, \ V_O = 2V_{PP}, \ A_V = -1, \\ R_L = 100\Omega \ to \ V^+/2 $		-48		dBc
DG	Differential Gain	$V_{CM} = 1V$ , NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.17%		
		$R_L = 1k\Omega$ to $V^+/2$		0.03%		
DP	Differential Phase	$V_{CM} = 1V$ , NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.05		deg
		$R_L = 1k\Omega$ to V <sup>+</sup> /2		0.03		3
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$ , $A_V = +2$		47		dB
T <sub>S</sub>	Settling Time	$V_{O} = 2V_{PP}$ , ±0.1%, 8pF Load, $V_{S} = 5V$		68		ns
SR	Slew Rate <sup>(3)</sup>	$A_V = -1$ , $V_I = 2V_{PP}$	90	120		V/µs
V <sub>OS</sub>	Input Offset Voltage	For LMH6642		±1	±5 <b>±7</b>	\/
		For LMH6643		±1	±3.4 <b>±7</b>	mV
TC V <sub>OS</sub>	Input Offset Average Drift	(4)		±5		μV/°C
I <sub>B</sub>	Input Bias Current	(5)		-1.50	-2.60 <b>-3.25</b>	μΑ
I <sub>OS</sub>	Input Offset Current			20	800 <b>1000</b>	nA
R <sub>IN</sub>	Common Mode Input Resistance			3		МΩ
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-0.5	-0.2 <b>-0.1</b>	\/
			1.8 <b>1.6</b>	2.0		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from 0V to 1.5V	72	95		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{O} = 0.5V \text{ to } 2.5V$ $R_{L} = 2k\Omega \text{ to } V^{+}/2$	80 <b>75</b>	96		<b>پا</b> ر
		$V_{O} = 0.5V \text{ to } 2.5V$ $R_{L} = 150\Omega \text{ to } V^{+}/2$	74 <b>70</b>	82		dB
Vo	Output Swing	$R_L = 2k\Omega$ to V <sup>+</sup> /2, $V_{ID} = 200$ mV	2.90	2.98		
	High	$R_L = 150\Omega$ to V <sup>+</sup> /2, $V_{ID} = 200$ mV	2.80	2.93		V
	Output Swing	$R_L = 2k\Omega \text{ to V}^+/2, V_{ID} = -200\text{mV}$		25	75	
	Low	$R_L = 150\Omega$ to V <sup>+</sup> /2, $V_{ID} = -200$ mV		75	150	mV

<sup>(1)</sup> All limits are ensured by testing or statistical analysis.

<sup>(2)</sup> Typical values represent the most likely parametric norm.

<sup>(3)</sup> Slew rate is the average of the rising and falling slew rates.

<sup>4)</sup> Offset voltage average drift determined by dividing the change in V<sub>OS</sub> at temperature extremes by the total temperature change.

<sup>(5)</sup> Positive current corresponds to current flowing into the device.



## **3V Electrical Characteristics (continued)**

Unless otherwise specified, all limits ensured for  $V^+=3V$ ,  $V^-=0V$ ,  $V_{CM}=V_O=V^+/2$ ,  $V_{ID}$  (input differential voltage) as noted (where applicable) and  $R_L=2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
I <sub>SC</sub>	Output Short Circuit Current	Sourcing to V <sup>+</sup> /2 V <sub>ID</sub> = 200mV <sup>(6)</sup>	50 <b>35</b>	95		A
		Sinking to $V^+/2$ $V_{ID} = -200 \text{mV}^{(6)}$	55 <b>40</b>	110		mA
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = 0.5V from either supply		±65		mA
+PSRR	Positive Power Supply Rejection Ratio	$V^+ = 3.0V$ to 3.5V, $V_{CM} = 1.5V$	75	85		dB
I <sub>S</sub>	Supply Current (per channel)	No Load		2.70	4.00 <b>4.50</b>	mA

<sup>(6)</sup> Short circuit test is a momentary test. Output short circuit duration is infinite for V<sub>S</sub> < 6V at room temperature and below. For V<sub>S</sub> > 6V, allowable short circuit duration is 1.5ms.

Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



#### 7.6 5V Electrical Characteristics

Unless otherwise specified, all limits ensured for  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ ,  $V_{ID}$  (input differential voltage) as noted (where applicable) and  $R_L = 2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
BW	-3dB BW	$A_V = +1$ , $V_{OUT} = 200$ m $V_{PP}$	90	120		
		A <sub>V</sub> = +2, −1, V <sub>OUT</sub> = 200mV <sub>PP</sub>		46		MHz
BW <sub>0.1dB</sub>	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to V+/2, $R_f = 402\Omega$ , $V_{OUT} = 200 \text{mV}_{PP}$		15		MHz
PBW	Full Power Bandwidth	$A_V = +1, -1dB, V_{OUT} = 2V_{PP}$		22		MHz
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100kHz		17		nV/√ <del>Hz</del>
		f = 1kHz		48		IIV/ VIIZ
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.90		pA/√ <del>Hz</del>
		f = 1kHz		3.3		pA/ VI IZ
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-60		dBc
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.16%		
		$R_L = 1k\Omega$ to $V^+/2$		0.05%		
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.05		deg
		$R_L = 1k\Omega$ to V <sup>+</sup> /2		0.01		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$ , $A_V = +2$		47		dB
T <sub>S</sub>	Settling Time	$V_O = 2V_{PP}$ , ±0.1%, 8pF Load		68		ns
SR	Slew Rate (3)	$A_V = -1$ , $V_I = 2V_{PP}$	95	125		V/µs
V <sub>OS</sub>	Input Offset Voltage	For LMH6642		±1	±5 <b>±7</b>	
		For LMH6643		±1	±3.4 ±7	mV
TC V <sub>OS</sub>	Input Offset Average Drift	(4)		±5		μV/°C
I <sub>B</sub>	Input Bias Current	(5)		-1.70	-2.60 <b>-3.25</b>	μΑ
I <sub>OS</sub>	Input Offset Current			20	800 <b>1000</b>	nA
R <sub>IN</sub>	Common Mode Input Resistance			3		ΜΩ
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-0.5	-0.2 <b>-0.1</b>	V
			3.8 <b>3.6</b>	4.0		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from 0V to 3.5V	72	95		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{O} = 0.5V \text{ to } 4.50V$ $R_{L} = 2k\Omega \text{ to } V^{+}/2$	86 <b>82</b>	98		٩D
		$V_{O} = 0.5V \text{ to } 4.25V$ $R_{L} = 150\Omega \text{ to } V^{+}/2$	76 <b>72</b>	82		dB
Vo	Output Swing	$R_L = 2k\Omega$ to V <sup>+</sup> /2, $V_{ID} = 200$ mV	4.90	4.98		V
	High	$R_L = 150\Omega$ to V <sup>+</sup> /2, $V_{ID} = 200$ mV	4.65	4.90		
	Output Swing	$R_L = 2k\Omega$ to V <sup>+</sup> /2, $V_{ID} = -200$ mV		25	100	mV
	Low	$R_L = 150\Omega$ to V <sup>+</sup> /2, $V_{ID} = -200$ mV		100	150	

All limits are ensured by testing or statistical analysis.

Typical values represent the most likely parametric norm. Slew rate is the average of the rising and falling slew rates.

Offset voltage average drift determined by dividing the change in VOS at temperature extremes by the total temperature change.

Positive current corresponds to current flowing into the device.



#### **5V Electrical Characteristics (continued)**

Unless otherwise specified, all limits ensured for  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ ,  $V_{ID}$  (input differential voltage) as noted (where applicable) and  $R_L = 2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
I <sub>SC</sub>	Output Short Circuit Current	Sourcing to V <sup>+</sup> /2 V <sub>ID</sub> = 200mV <sup>(6)</sup>	55 <b>40</b>	115		A
		Sinking to $V^+/2$ $V_{ID} = -200 \text{mV}^{(6)}$	70 <b>55</b>	140		mA
I <sub>OUT</sub>	Output Current	V <sub>O</sub> = 0.5V from either supply		±70		mA
+PSRR	Positive Power Supply Rejection Ratio	V <sup>+</sup> = 4.0V to 6V	79	90		dB
I <sub>S</sub>	Supply Current (per channel)	No Load		2.70	4.25 <b>5.00</b>	mA

<sup>(6)</sup> Short circuit test is a momentary test. Output short circuit duration is infinite for V<sub>S</sub> < 6V at room temperature and below. For V<sub>S</sub> > 6V, allowable short circuit duration is 1.5ms.

Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



#### 7.7 ±5V Electrical Characteristics

Unless otherwise specified, all limits ensured for  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = V_O = 0V$ ,  $V_{ID}$  (input differential voltage) as noted (where applicable) and  $R_L = 2k\Omega$  to ground. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT		
BW	-3dB BW	$A_V = +1$ , $V_{OUT} = 200 \text{mV}_{PP}$	95	130		N 41 1-		
		A <sub>V</sub> = +2, −1, V <sub>OUT</sub> = 200mV <sub>PP</sub>		46		MHz		
BW <sub>0.1dB</sub>	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to V+/2, $R_f = 806\Omega$ , $V_{OUT} = 200 \text{mV}_{PP}$		12		MHz		
PBW	Full Power Bandwidth	$A_V = +1$ , $-1dB$ , $V_{OUT} = 2V_{PP}$		24		MHz		
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100kHz		17				
		f = 1kHz		48		nV/√Hz		
in	Input-Referred Current Noise	f = 100kHz		0.90		pA/√ <del>Hz</del>		
		f = 1kHz		3.3		pA/ VHZ		
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-62		dBc		
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.15%				
		$R_L = 1k\Omega$ to $V^+/2$		0.01%				
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to V <sup>+</sup> /2		0.04		deg		
		$R_L = 1k\Omega$ to $V^+/2$		0.01		Ü		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$ , $A_V = +2$		47		dB		
T <sub>S</sub>	Settling Time	$V_{O} = 2V_{PP}$ , ±0.1%, 8pF Load, $V_{S} = 5V$		68		ns		
SR	Slew Rate (3)	$A_V = -1$ , $V_I = 2V_{PP}$	100	135		V/µs		
V <sub>OS</sub>	Input Offset Voltage	For LMH6642		±1	±5 <b>±7</b>	m\/		
		For LMH6643		±1	±3.4 <b>±7</b>	mV		
TC Vos	Input Offset Average Drift	(4)		±5		μV/°C		
I <sub>B</sub>	Input Bias Current	(5)		-1.60	-2.60 <b>-3.25</b>	μΑ		
I <sub>OS</sub>	Input Offset Current			20	800 <b>1000</b>	nA		
R <sub>IN</sub>	Common Mode Input Resistance			3		ΜΩ		
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		<b>-</b> 5.5	-5.2 <b>-5.1</b>	W		
			3.8 <b>3.6</b>	4.0		V		
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from -5V to 3.5V	74	95		dB		
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{O} = -4.5V \text{ to } 4.5V,$ 88 84 96			٩D			
		$V_{O} = -4.0V \text{ to } 4.0V,$ $R_{L} = 150\Omega$	78 <b>74</b>	82		dB		
Vo	Output Swing	$R_L = 2k\Omega$ , $V_{ID} = 200mV$	4.90	4.96		1/		
	High	$R_L = 150\Omega, V_{ID} = 200mV$	4.65	4.80		V		
	Output Swing	$R_L = 2k\Omega$ , $V_{ID} = -200$ mV		-4.96	-4.90	17		
	Low	$R_L = 150\Omega, V_{ID} = -200mV$		-4.80	-4.65	V		

All limits are ensured by testing or statistical analysis.

Product Folder Links: LMH6642Q-Q1 LMH6643Q-Q1

Typical values represent the most likely parametric norm.

Slew rate is the average of the rising and falling slew rates.

Offset voltage average drift determined by dividing the change in VOS at temperature extremes by the total temperature change.

Positive current corresponds to current flowing into the device.



#### ±5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = V_O = 0V$ ,  $V_{ID}$  (input differential voltage) as noted (where applicable) and  $R_L = 2k\Omega$  to ground. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
I <sub>SC</sub>	Output Short Circuit Current	Sourcing to Ground V <sub>ID</sub> = 200mV <sup>(6)</sup>	60 <b>35</b>	115		mA
		Sinking to Ground V <sub>ID</sub> = −200mV <sup>(6)</sup>	85 <b>65</b>	145		MA
I <sub>OUT</sub>	Output Current	V <sub>O</sub> = 0.5V from either supply	±75			mA
PSRR	Power Supply Rejection Ratio	$(V^+, V^-) = (4.5V, -4.5V)$ to $(5.5V, -5.5V)$	78	90		dB
I <sub>S</sub>	Supply Current (per channel)	No Load		2.70	4.50 <b>5.50</b>	mA


<sup>(6)</sup> Short circuit test is a momentary test. Output short circuit duration is infinite for V<sub>S</sub> < 6V at room temperature and below. For V<sub>S</sub> > 6V, allowable short circuit duration is 1.5ms.

Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



## 7.8 Typical Performance Characteristics







Figure 1. Closed Loop Frequency Response for Various Supplies









Figure 3. Closed Loop Gain vs. Frequency for Various Gain

Figure 4. Closed Loop Frequency Response for Various Temperature







Figure 5. Closed Loop Gain vs. Frequency for Various Supplies

Figure 6. Closed Loop Frequency Response for Various Temperature

# TEXAS INSTRUMENTS

## **Typical Performance Characteristics (continued)**







Figure 7. Large Signal Frequency Response

Figure 8. Closed Loop Small Signal Frequency Response for Various Supplies







Figure 9. Closed Loop Frequency Response for Various Supplies

Figure 10. ±0.1dB Gain Flatness for Various Supplies







Figure 11.  $\rm V_{OUT}$  (V\_{PP}) for THD < 0.5%

Figure 12.  $V_{OUT}$  ( $V_{PP}$ ) for THD < 0.5%



## **Typical Performance Characteristics (continued)**







Figure 13.  $V_{OUT}$  ( $V_{PP}$ ) for THD < 0.5%

Figure 14. Open Loop Gain/Phase for Various Temperature







Figure 15. Open Loop Gain/Phase for Various Temperature

Figure 16. HD2 (dBc) vs. Output Swing







Figure 17. HD3 (dBc) vs. Output Swing

Figure 18. HD2 vs. Output Swing

# TEXAS INSTRUMENTS

## **Typical Performance Characteristics (continued)**






Figure 19. HD3 vs. Output Swing




Figure 20. THD (dBc) vs. Output Swing




Figure 21. Settling Time vs. Input Step Amplitude (Output Slew and Settle Time)




Figure 22. Input Noise vs. Frequency





Figure 23. V<sub>OUT</sub> from V<sup>+</sup> vs. I<sub>SOURCE</sub>

Figure 24.  $V_{OUT}$  from  $V^-$  vs.  $I_{SINK}$ 



## **Typical Performance Characteristics (continued)**






Figure 25. V<sub>OUT</sub> from V<sup>+</sup> vs. I<sub>SOURCE</sub>




Figure 26. V<sub>OUT</sub> from V<sup>-</sup> vs. I<sub>SINK</sub>




Figure 27. Swing vs. V<sub>S</sub>




Figure 28. Short Circuit Current (to V<sub>S</sub>/2) vs. V<sub>S</sub>





Figure 29. Output Sinking Saturation Voltage vs.  $I_{OUT}$ 

Figure 30. Output Sourcing Saturation Voltage vs. I<sub>OUT</sub>

# TEXAS INSTRUMENTS

## **Typical Performance Characteristics (continued)**







Figure 31. Closed Loop Output Impedance vs. Frequency,  $A_V = +1$ 

Figure 32. PSRR vs. Frequency







Figure 33. CMRR vs. Frequency

Figure 34. Crosstalk Rejection vs. Frequency (Output to Output)







Figure 35. V<sub>OS</sub> vs. V<sub>OUT</sub> (Typical Unit)

Figure 36.  $V_{OS}$  vs.  $V_{CM}$  (Typical Unit)



## **Typical Performance Characteristics (continued)**






Figure 37. V<sub>OS</sub> vs. V<sub>S</sub> (for 3 Representative Units)




Figure 38. V<sub>OS</sub> vs. V<sub>S</sub> (for 3 Representative Units)




Figure 39. V<sub>OS</sub> vs. V<sub>S</sub> (for 3 Representative Units)




Figure 40. I<sub>B</sub> vs. V<sub>S</sub>





Figure 41. I<sub>OS</sub> vs. V<sub>S</sub>

Figure 42. I<sub>S</sub> vs.  $V_{CM}$ 

# TEXAS INSTRUMENTS

## **Typical Performance Characteristics (continued)**






Figure 43. I<sub>S</sub> vs. V<sub>S</sub>




Figure 44. Small Signal Step Response




Figure 45. Large Signal Step Response




Figure 46. Large Signal Step Response





Figure 47. Small Signal Step Response

Figure 48. Small Signal Step Response



## **Typical Performance Characteristics (continued)**

 $V^+ = +5$ ,  $V^- = -5V$ ,  $R_F = R_L = 2k\Omega$ . Unless otherwise specified.







Figure 49. Small Signal Step Response








Figure 51. Large Signal Step Response






Figure 53. Large Signal Step Response

Copyright © 2012–2014, Texas Instruments Incorporated

Submit Documentation Feedback



## Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Circuit Description

The LMH664X family is based on Texas Instruments' proprietary VIP10 dielectrically isolated bipolar process.

This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high f, (~8 GHz) even under low supply voltage (2.7 V) and low bias current.
- A class A-B "turn-around" stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75mA output current (at 0.5V from the supply rails) while consuming only 2.7 mA of total supply current per channel. This architecture allows output to reach within milli-volts of either supply rail.
- Consistent performance over the entire operating supply voltage range with little variation for the most important specifications (for example, BW, SR, I<sub>OUT</sub>, and so forth).
- Significant power saving (~40%) compared to competitive devices on the market with similar performance.

#### 8.1.1 Application Hints

This Op Amp family is a drop-in replacement for the AD805X family of high speed Op Amps in most applications. In addition, the LMH664X will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's ensured parameters are included in the list of LMH664X ensured specifications in order to ensure equal or better level of performance. However, as in most high performance parts, due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

With 3V supplies and a common mode input voltage range that extends 0.5V below V-, the LMH664X find applications in low voltage/low power applications. Even with 3V supplies, the -3dB BW (@ A<sub>V</sub> = +1) is typically 115MHz with a tested limit of 80MHz. Production testing ensures that process variations with not compromise speed. High frequency response is exceptionally stable confining the typical -3dB BW over the industrial temperature range to ±2.5%.

As can be seen from the Typical Performance Characteristics, the LMH664X output current capability (~75mA) is enhanced compared to AD805X. This enhancement, increases the output load range, adding to the LMH664X's versatility.

Because of the LMH664X's high output current capability attention should be given to device junction temperature in order not to exceed the Absolute Maximum Rating.

Submit Documentation Feedback

Copyright © 2012-2014, Texas Instruments Incorporated



#### **Circuit Description (continued)**

This device family was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See Figure 54:




Figure 54. Input and Output Shown with CMVR Exceeded

However, if the input voltage range of -0.5V to 1V from  $V^+$  is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below 10mA.

Output overdrive recovery time is less than 100ns as can be seen from Figure 55 plot:




Figure 55. Overload Recovery Waveform

Copyright © 2012–2014, Texas Instruments Incorporated

Submit Documentation Feedback



#### Circuit Description (continued)

#### 8.1.2 Input and Output Topology

All input / output pins are protected against excessive voltages by ESD diodes connected to V<sup>+</sup> and V<sup>-</sup> rails (see Figure 56). These diodes start conducting when the input / output pin voltage approaches 1V<sub>be</sub> beyond V<sup>+</sup> or V<sup>-</sup> to protect against over voltage. These diodes are normally reverse biased. Further protection of the inputs is provided by the two resistors (R in Figure 56), in conjunction with the string of anti-parallel diodes connected between both bases of the input stage. The combination of these resistors and diodes reduces excessive differential input voltages approaching 2V<sub>be</sub>. The most common situation when this occurs is when the device is used as a comparator (or with little or no feedback) and the device inputs no longer follow each other. In such a case, the diodes may conduct. As a consequence, input current increases and the differential input voltage is clamped. It is important to make sure that the subsequent current flow through the device input pins does not violate the Absolute Maximum Ratings of the device. To limit the current through this protection circuit, extra series resistors can be placed. Together with the built-in series resistors of several hundred ohms, these external resistors can limit the input current to a safe number (i.e. < 10mA). Be aware that these input series resistors may impact the switching speed of the device and could slow down the device.




Figure 56. Input Equivalent Circuit

Submit Documentation Feedback

Copyright © 2012-2014, Texas Instruments Incorporated



## 8.2 Single Supply, Low Power Photodiode Amplifier

The circuit shown in Figure 57 is used to amplify the current from a photo-diode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664X family lends itself well to such an application.

This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to  $1mA_{pp}$  from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode ( $C_d$ ) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5V single supply, the device input/output is shifted to near half supply using a voltage divider from  $V_{CC}$ . Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an  $R_f$  is selected, there is a need for  $C_f$  in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together  $(C_{IN})$  will cause additional phase shift to the signal fed back to the inverting node.  $C_f$  will function as a zero in the feedback path counteracting the effect of the  $C_{IN}$  and acting to stabilized the circuit. By proper selection of  $C_f$  such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical  $45^{\circ}$  phase margin.

$$C_F = \sim SQRT \left[ (C_{IN})/(2\pi \cdot GBWP \cdot R_F) \right]$$

Optimized as such, the I-V converter will have a theoretical pole, f<sub>p</sub>, at:

$$f_P = SQRT \left[ GBWP/(2\pi R_F \cdot C_{IN}) \right]$$
 (2)

With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well,  $C_{IN}$  = 6pF. From *Typical Performance Characteristics*, LMH6642/6643 family GBWP is approximately 57 MHz. Therefore, with  $R_f$  = 1k, from Equation 1 and Equation 2 above.

$$C_f = \sim 4.1 \text{ pF}$$
, and  $f_p = 39 \text{ MHz}$ 




Figure 57. Single Supply Photodiode I-V Converter

(1)



## Single Supply, Low Power Photodiode Amplifier (continued)

For this example, optimum C<sub>f</sub> was empirically determined to be around 5pF. This time domain response is shown in Figure 58 below showing about 9 ns rise/fall times, corresponding to about 39 MHz for f<sub>n</sub>. The overall supply current from the +5 V supply is around 5 mA with no load.




Figure 58. Converter Step Response (1V<sub>PP</sub>, 20 ns/DIV)

#### 8.3 Printed Circuit Board Layout and Component Values Section

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 (SNOA367) for more information). Texas Instruments suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

DEVICE	PACKAGE	EVALUATION BOARD PN			
LMH6642QMF	5-Pin SOT-23	LMH730216			
LMH6643QMM	8-Pin VSSOP	LMH730123			

Another important parameter in working with high speed/high performance amplifiers, is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

Submit Documentation Feedback



## 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

#### 9.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMH6642Q-Q1	Click here	Click here	Click here	Click here	Click here
LMH6643Q-Q1	Click here	Click here	Click here	Click here	Click here

#### 9.3 Trademarks

All trademarks are the property of their respective owners.

#### 9.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 9.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMH6642Q-Q1 LMH6643Q-Q1

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMH6642QMF/NOPB	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A64Q
LMH6642QMF/NOPB.A	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A64Q
LMH6642QMFX/NOPB	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A64Q
LMH6642QMFX/NOPB.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A64Q
LMH6643QMM/NOPB	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	643Q
LMH6643QMM/NOPB.A	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	643Q
LMH6643QMMX/NOPB	Active	Production	VSSOP (DGK)   8	3500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	643Q
LMH6643QMMX/NOPB.A	Active	Production	VSSOP (DGK)   8	3500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	643Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 29-Oct-2021

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6642QMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6642QMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6643QMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6643QMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 29-Oct-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6642QMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMH6642QMFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMH6643QMM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMH6643QMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated