

LMC7111 Tiny CMOS Operational Amplifier With Rail-to-Rail Input and Output

1 Features

- Tiny 5-pin SOT-23 package saves space
- · Very wide common-mode input range
- Specified at 2.7V, 5V, and 10V
- Typical supply current 25µA at 5V
- 50kHz gain-bandwidth at 5V
- Similar to popular LMC6462
- Output to within 20mV of supply rail at $100k\Omega$ load
- · Good capacitive load drive

2 Applications

- Mobile communications
- · Portable computing
- Current sensing for battery chargers
- Voltage reference buffering
- Sensor interface
- · Stable bias for GaAs RF amps

3 Description


The LMC7111 is a micropower CMOS operational amplifier available in the space-saving SOT-23 package. This package makes the LMC7111 an excellent choice for space- and weight-critical designs. The wide common-mode input range enables the design of battery-monitoring circuits that sense signals greater than the V+ supply. The main benefits of the tiny package are most apparent in small, portable, electronic devices, such as mobile phones, pagers, and portable computers. The tiny amplifiers can be placed on a board where needed, simplifying board layout.

Package Information


PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾		
LM7111	DBV (SOT-23, 5)	2.9mm × 2.8mm		

(1) For more information, see Section 10.

⁽²⁾ The package size (length × width) is a nominal value and includes pins, where applicable.



Supply Current vs Supply Voltage



DBV Package, 5-Pin SOT-23 (Top View)



Table of Contents

1 Features	.1
3 Description 4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	. 3
5.3 Recommended Operating Conditions	3
5.4 Thermal Information	3
5.5 Electrical Characteristics for V _S = 2.7V or ±1.35V	.4
5.6 Electrical Characteristics for V _S = 5V or ±2.5V	. 5
5.7 Electrical Characteristics for V _S = 10V or ±5V	. 6
5.8 Typical Characteristics	.7
5.9 Typical Characteristics: 2.7V	7
5.10 Typical Characteristics: 3V	8
5.11 Typical Characteristics: 5V	.9

5.12 Typical Characteristics: 10V	13
6 Detailed Description	15
6.1 Feature Description	
7 Application and Implementation	
7.1 Application Information	
7.2 Typical Application	
8 Device and Documentation Support	
8.1 Device Support	. 19
8.2 Receiving Notification of Documentation Updates	
8.3 Support Resources	. 19
8.4 Trademarks	. 19
8.5 Electrostatic Discharge Caution	19
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	20

4 Pin Configuration and Functions




Figure 4-1. DBV Package, 5-Pin SOT-23 (Top View)

Table 4-1. Pin Functions

	PIN	ТҮРЕ	DESCRIPTION
NO.	NAME		DESCRIPTION
1	OUT	Output	Output
2	V+	Power	Positive supply
3	+IN	Input	Noninverting input
4	-IN	Input	Inverting input
5	V-	Power	Negative supply



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	МАХ	UNIT
	Differential input voltage		±Supply voltage	V
Vs	Supply voltage, $V_S = (V+) - (V-)$		11	V
	Voltage at input/output pin	(V–) – 0.3	(V+) + 0.3	V
	Current at input pin		±5	mA
I _{SC}	Output short circuit ⁽²⁾		±30	mA
	Supply pin current		30	mA
	Lead temperature (soldering, 10s)		260	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature ⁽³⁾		150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

(3) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA} and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly into a printed circuit board (PCB).

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Vs	Supply voltage, $V_S = (V+) - (V-)$	2.5	11	V
TJ	Junction temperature	-40	85	°C

5.4 Thermal Information

		LMC7111	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	325	°C/W

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Electrical Characteristics for V_S = 2.7V or ±1.35V

at T_A = +25°C, V+ = 2.7V, V- = 0V, V_{CM} = V_O = V+ / 2, and R_L > 1M Ω (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
OFFSET V	/OLTAGE						
V _{os}	Input offset voltage				±0.9	±7	mV
• OS		$T_J = -40^{\circ}C$ to +85°C				±9	
dV _{OS} /dT	Input offset voltage drift				±10		µV/°C
		Positive		55	60		
	Deven even handle effect action	2.7V < V+ < 5V, V- = 0V	$T_J = -40^{\circ}C$ to $+85^{\circ}C$	50			
PSRR	Power-supply rejection ratio	Negative		55	60		dB
		2.7V < V+ < 5V, V+ = 0V	$T_J = -40^{\circ}C$ to +85°C	50			
INPUT BIA	AS CURRENT					I	
					±0.1	±1	
IB	Input bias current ⁽¹⁾	$T_J = -40^{\circ}C$ to +85°C				±20	pА
	(1)				±0.01	±0.5	
l _{os}	Input offset current ⁽¹⁾	T _J = -40°C to +85°C				±10	pА
INPUT VO	DLTAGE						
		To positive rail		2.7	2.8		
		CMRR ≥ 47dB	T _J = -40°C to +85°C	2.25			
		To negative rail	, , , , , , , , , , , , , , , , , , ,		-0.10	0.0	
		CMRR ≥ 41dB	T _J = -40°C to +85°C		-	0.40	
		To positive rail		3.0	3.2		
V _{CM}	Input common-mode voltage	CMRR \ge 47dB, V+ = 3V	T _{.1} = -40°C to +85°C	2.8			v
CIVI	input common mode fonage	To negative rail, CMRR > 47dB, V+ = 3 To positive rail CMRR ≥ 47dB, V+ = $3.3V$	5		-0.25	0.0	·
				3.4	3.5	0.0	
			T _{.1} = -40°C to +85°C	3.2	0.0		
				0.2	-0.25	-0.10	
		To negative rail CMRR ≥ 47dB, V+ = 3.3V	T _{.1} = -40°C to +85°C		-0.23	0.0	
	PEDANCE		1] = -40 C 10 +85 C			0.0	
	Input resistance				> 10		ТΩ
R _{IN}		Common mode			3		
	Input capacitance	Common mode			3		pF
OPEN-LO		Quanting			400		
A _{OL}	Open-loop voltage gain	Sourcing			400		V/mV
FREQUEN		Sinking			150		
GBW	Gain bandwidth product				40		kHz
SR	Slew rate				0.015		V/µs
OUTPUT							
		Positive rail		2.68	2.69		
		R _L = 100kΩ	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	2.40			
		Negative rail			0.10	0.20	
Vo	Voltage output swing	R _L = 100kΩ	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$			0.08	v
5	5 ,	Positive rail		2.60	2.65		-
		$R_L = 10k\Omega$	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	2.40			
		Negative rail			0.03	0.10	
		$R_{L} = 10k\Omega$	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$			0.3	
	Short aircuit aurent	Sourcing ($V_0 = 0V$) and sinking ($V_0 =$		1	7		
lsc	Short-circuit current	2.7V)	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	0.7			mA
POWER S	UPPLY			1		I	
					20	50	
la	Quiescent current per amplifier						μA

(1) Input bias current specified by design and processing.



5.6 Electrical Characteristics for V_{s} **= 5V or ±2.5V** at T_{4} = +25°C, V+ = 5V, V- = 0V, V_{CM} = V_{O} = V_{s} / 2, and R_{1} > 1M Ω (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE						
Vos	Input offset voltage				±0.9		mV
dV _{OS} /dT	Input offset voltage drift	$T_J = -40^{\circ}C$ to +85°C			2		μV/°C
	Davian averalis action actio	Positive, 5V < V+ < 10V, V-	- = 0V	60	85		
PSRR	Power-supply rejection ratio	Negative, -5V < V- < -10V	, V+ = 0V	60	85		dB
INPUT BI	AS CURRENT						
	(1)				±0.1	±1	- 4
IB	Input bias current ⁽¹⁾	$T_J = -40^{\circ}C$ to +85°C				±20	рA
	land off and assessed (1)				±.01	±0.5	
l _{OS}	Input offset current ⁽¹⁾	$T_J = -40^{\circ}C$ to +85°C				±10	рA
NOISE						I	-
NPUT VO	DLTAGE						
		To positive rail		5.20	5.25		-
.,	Common-mode voltage	CMRR ≥ 50dB	$T_J = -40^{\circ}C$ to +85°C	5.0			.,
V _{CM}	range	To negative rail			-0.3	-0.2	V
		CMRR ≥ 50dB	$T_J = -40^{\circ}C$ to $+85^{\circ}C$			0.0	
CMRR	Common-mode rejection ratio	0V < V _{CM} < 5V		60	85		dB
INPUT IM	PEDANCE					I	
R _{IN}	Input resistance				>10		TΩ
C _{IN}	Common mode input capacitance				3		pF
OPEN-LC	OOP GAIN						
		Sourcing			500		
A _{OL}	Open-loop voltage gain	Sinking			200		V/mV
FREQUE	NCY RESPONSE						
GBW	Gain bandwidth product				50		kHz
SR	Slew rate	Voltage follower with 1V ste $R_L = 100k\Omega$ to 1.5V, f = 1kH		0.010	0.027		V/µs
OUTPUT						1	
		D 4001 0	Positive rail	4.98	4.99		
.,		$R_L = 100k\Omega$	Negative rail		0.01	0.02	
Vo	Voltage output swing		Positive rail	4.9	4.98		V
		$R_L = 10k\Omega$	Negative rail		0.02	0.1	
		Sourcing		5	7		
		$V_0 = 0V$	$T_{\rm J} = -40^{\circ}$ C to +85°C	3.5			
lsc	Short-circuit current	Sinking		5	7		mA
		$V_0 = 3V$	T _J = -40°C to +85°C	3.5			
POWER	SUPPLY						
	Quiescent current per				~-		
l _Q	amplifier				25		μA

(1) Input bias current specified by design and processing.

5.7 Electrical Characteristics for V_s **= 10V or ±5V** at T_A = +25°C, V+ = 10V, V- = 0V, V_{CM} = V_O = V+ / 2, and R_L > 1M Ω (unless otherwise noted)


	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE		1				
					±0.9	±7	
Vos	Input offset voltage	$T_J = -40^{\circ}C$ to +85°C				±9	mV
dV _{OS} /dT	Input offset voltage drift	$T_{J} = -40^{\circ}C \text{ to } +85^{\circ}C$			2		µV/°C
	Power supply rejection ratio	Positive $5V < V_S < 10V, V = 0V, V_0$:	- 2.5\/		80		
PSRR			- 2.5V				dB
		Negative -5V < V _S < -10V, V+ = 0V, V	/ ₀ = 2.5V		80		
NPUT B	AS CURRENT						
	leaved bing summer (1)				±0.1	±1	- 4
В	Input bias current ⁽¹⁾	$T_J = -40^{\circ}C$ to +85°C				±20	pА
	(1)				±0.01	±0.5	
los	Input offset current ⁽¹⁾	$T_J = -40^{\circ}C$ to +85°C				±10	pА
NOISE			1			1	
e _n	Input voltage noise density	f = 1kHz, V _{CM} = 1V			110		nV/√Hz
i _n	Input current noise density	f = 1kHz			0.03		pA/√Hz
	DLTAGE		I			I	
		To positive rail		10.15	10.2		
	Common-mode voltage	CMRR ≥ 50dB	$T_J = -40^{\circ}C$ to $+85^{\circ}C$	10.0			
V _{CM}	range	To negative rail			-0.2	-0.15	V
		CMRR ≥ 50dB	$T_J = -40^{\circ}C$ to $+85^{\circ}C$			0.0	
INPUT IN	IPEDANCE		1			1	
R _{IN}	Input resistance				>10		TΩ
C _{IN}	Common mode input capacitance				3		pF
OPEN-LO	DOP GAIN					I	
			Sourcing		500		
A _{OL}	Open-loop voltage gain	$R_L = 100k\Omega$	Sinking		200		V/mV
FREQUE							
GBW	Gain bandwidth product				50		kHz
SR	Slew rate	Voltage follower with 1V step $V_0 = 2V_{PP}$	b input, $R_L = 100k\Omega$ to 5V, f = 1kHz,		0.03		V/µs
G _M	Gain margin				15		dB
θ _m	Phase margin				50		٥
OUTPUT	-						
			Positive rail,	9.98	9.99		
		$R_L = 100k\Omega$	Negative rail		0.01	0.02	
Vo	Voltage output swing		Positive rail	9.90	9.98		V
		$R_L = 10k\Omega$	Negative rail		0.02	0.1	
		Sourcing		25	20		
		$V_0 = 0V$	$T_{.1} = -40^{\circ}C \text{ to } +85^{\circ}C$	7			
I _{SC}	Short-circuit current	Sinking		30	20	m	mA
		V _O = 10V	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	7			
POWER	SUPPLY		.,				
	Quiescent current per				25	60	μA

(1) Input bias current specified by design and processing.




5.8 Typical Characteristics

at $T_A = 25^{\circ}C$ (unless otherwise specified)




5.9 Typical Characteristics: 2.7V

at T_A = 25°C (unless otherwise specified)




5.9 Typical Characteristics: 2.7V (continued)

at T_A = 25°C (unless otherwise specified)




5.10 Typical Characteristics: 3V






5.10 Typical Characteristics: 3V (continued)

at T_A = 25°C (unless otherwise specified)




5.11 Typical Characteristics: 5V

at $T_A = 25^{\circ}C$ (unless otherwise specified)






5.11 Typical Characteristics: 5V (continued)






5.11 Typical Characteristics: 5V (continued)




5.11 Typical Characteristics: 5V (continued)






5.12 Typical Characteristics: 10V





5.12 Typical Characteristics: 10V (continued)





6 Detailed Description

6.1 Feature Description

6.1.1 Benefits of the LMC7111 Tiny Amp

6.1.1.1 Size

The small footprint of the SOT-23-5 packaged tiny amplifier, (0.12in × 0.118in, 3.05mm × 3mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Many customers prefer smaller and lighter products because the designs can contribute to overall weight reduction in applications.

6.1.1.2 Height

The height (0.056 inches, 1.43mm) of the tiny amplifier makes the device an excellent choice for use in a wide range of circuit boards in which a thin profile is required.

6.1.1.3 Signal Integrity

Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

6.1.1.4 Simplified Board Layout

The tiny amplifier can simplify board layout in several ways. Avoid long PCB traces by correctly placing amplifiers instead of routing signals to a dual or quad device. By using multiple tiny amplifiers instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

6.1.1.5 Low Supply Current

The typical 25µA supply current of the LMC7111 extends battery life in portable applications, and can allow for the reduction of battery size in some applications.

6.1.1.6 Wide Voltage Range

The LMC7111 is characterized at 2.7V, 3V, 3.3V, 5V and 10V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7111 a good choice for devices where the voltage can vary over the life of the batteries.

6.1.2 Input Common-Mode Voltage Range

The LMC7111 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage.

The absolute maximum input voltage is 300mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating can cause excessive current to flow in or out of the input pins, adversely affecting reliability.

Applications that exceed this rating must externally limit the maximum input current to \pm 5mA with an input resistor as shown in Figure 6-1.




Figure 6-1. R_I Input Current Protection for Voltages Exceeding the Supply Voltage

6.1.3 Output Swing

The LMC71111 output goes to within 100mV of either power supply rail for a $10k\Omega$ load, and to 20mV of the rail for a $100k\Omega$ load. This feature makes the LMC7111 useful to drive transistors connected to the same power supply. By going very close to the supply, the LMC7111 can turn the transistors all the way on or off.

Copyright © 2025 Texas Instruments Incorporated



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Capacitive Load Tolerance

The LMC7111 can typically directly drive a 300pF load with $V_S = 10V$ at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 7-1. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.




Figure 7-1. Resistive Isolation of a 330pF Capacitive Load



7.1.2 Compensating for Input Capacitance When Using Large-Value Feedback Resistors

When using very large value feedback resistors, (usually > $500k\Omega$) the large feed back resistance can react with the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in Figure 7-2), C_f is first estimated by:

$$\frac{1}{2\pi\mathsf{R}_{1}\,\mathsf{C}_{\mathsf{IN}}} \ge \frac{1}{2\pi\mathsf{R}_{2}\mathsf{C}_{\mathsf{f}}} \tag{1}$$

or

 $R_1 C_{IN} \leq R_2 C_f$

(2)

which typically provides significant overcompensation.

Printed circuit board stray capacitance can be larger or smaller than that of a breadboard, so the actual optimum value for C_F can be different. Check C_F values on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)




Figure 7-2. Canceling the Effect of Input Capacitance

7.1.3 Dual and Quad Devices With Similar Performance

The dual LMC6462 and quad LMC6464 devices achieve performance similar to the LMC7111. Both devices are available in both conventional through-hole and surface-mount packaging. See also the LMC646x data sheet for details.




7.2 Typical Application

7.2.1 Biasing GaAs RF Amplifiers

The capacitive load capability, low current draw, and small size of the SOT-23 LMC7111 make this device a good choice for providing a stable negative bias to other integrated circuits.

The very small size of the LMC7111 and the LM4040 reference take up very little board space.



Note: C_F and R_{isolation} prevent oscillations when driving capacitive loads.


Figure 7-3. Stable Negative Bias

7.2.2 Reference Buffer for Analog-to-Digital Converters

The LMC7111 can be used as a voltage reference buffer for an analog-to-digital converter (ADC). This configuration works best for ADCs with the reference input is a static load, such as dual slope integrating ADCs. Converters with a reference input that is a dynamic load (the reference current changes with time) can require a faster device, such as the LMC7101 or the LMC7131.

The small size of the LMC7111 allows this device to be placed close to the reference input. The low supply current (25µA typical) saves power.

For ADC reference inputs that require higher accuracy and lower offset voltage, see the LMC646x data sheet. The LMC6462 has performance similar to the LMC7111. The LMC6462 is available in two grades with reduced input voltage offset.





8 Device and Documentation Support

8.1 Device Support

8.1.1 Spice Macromodel

A SPICE macromodel is available for the LMC7111. This model includes simulation of:

- Input common-mode voltage range
- Frequency and transient response
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions and many more characteristics as listed on the macro model disk. Visit the LMC7111 product page on http://www.ti.com for the spice model.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (March 2013) to Revision F (January 2025)	Page
•	Updated pin diagram for SOT-23 and pin names in Pin Configurations and Functions	2
•	Deleted PDIP package information in Pin Configuration and Functions	2
•	Updated parameter names and table format in all Electrical Characteristics	4
•	Deleted reference to AI version in all Electrical Characteristics	4
•	Updated dV _{OS} /dT from 2µV/°C to 10µV/°C	4
	Changed V _{CM} test condition from CMRR ≥ 50dB to CMRR ≥ 47dB	
•	Changed V _{CM} test condition for negative rail for V _S = 2.7V from CMRR \ge 50dB to CMRR \ge 41dB	4
•	Changed I _{SC} MIN from 30mA to 25mA	6



Page

Changes from Revision D (March 2013) to Revision E (March 2013)

Changed layout of National Data Sheet to TI format.....1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMC7111BIM5/NOPB	Obsolete	Production	SOT-23 (DBV) 5	-	-	Call TI	Call TI	-40 to 85	A01B
LMC7111BIM5X/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A01B
LMC7111BIM5X/NOPB.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A01B
LMC7111BIM5X/NOPB.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A01B

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC7111BIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7111BIM5X/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

12-Jan-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC7111BIM5X/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMC7111BIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated