

SNVS685B-NOVEMBER 2010-REVISED MARCH 2013

LM9036Q Ultra-Low Quiescent Current Voltage Regulator

Check for Samples: LM9036Q


FEATURES

- AEC-Q100 Grade 1 Qualified (-40°C to 125°C)
- Ultra Low Ground Pin Current ($I_{GND} \le 25\mu A$ for $I_{OUT} = 0.1mA$)
- Fixed 5V, 3.3V, 50mA Output
- Output Tolerance ±5% Over Line, Load, and Temperature
- Dropout Voltage Typically 200mV @ I_{OUT} = 50mA
- -45V Reverse Transient Protection
- Internal Short Circuit Current Limit
- Internal Thermal Shutdown Protection
- 40V Operating Voltage Limit

Typical Application

DESCRIPTION

The LM9036Q ultra-low quiescent current regulator features low dropout voltage and low current in the standby mode. With less than 25μ A Ground Pin current at a 0.1mA load, the LM9036Q is ideally suited for automotive and other battery operated systems. The LM9036Q retains all of the features that are common to low dropout regulators including a low dropout PNP pass device, short circuit protection, reverse battery protection, and thermal shutdown. The LM9036Q has a 40V maximum operating voltage limit, a -40° C to $+125^{\circ}$ C operating temperature range, and $\pm5\%$ output voltage tolerance over the entire output current, input voltage, and temperature range.



* Required if regulator is located more than 2" from power supply filter capacitor.

** Required for stability. Must be rated over intended operating temperature range. Effective series resistance (ESR) is critical, see Electrical Characteristics. Locate capacitor as close as possible to the regulator output and ground pins. Capacitance may be increased without bound.

Connection Diagram




Figure 1. See Package Number D0008A Top View




Figure 2. See Package Number DGK0008A Top View

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

Absolute Maximum Ratings (1)(2)

<u> </u>	1
Input Voltage (Survival)	+55V, −45V
ESD Susceptibility ⁽³⁾	±1.9kV
Power Dissipation ⁽⁴⁾	Internally limited
Junction Temperature (T _{Jmax})	150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating ratings.

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and (2)specifications.

Human body model, 100pF discharge through a $1.5k\Omega$ resistor. (3)

(4)

The maximum power dissipation is a function of T_{Jmax} , θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{Jmax} - T_A)/\theta_{JA}$. If this dissipation is exceeded, the die temperature will rise above 150°C and the LM9036Q will go into thermal shutdown.

Operating Ratings

Operating Temperature Range	-40°C to +125°C
Maximum Input Voltage (Operational)	40V
SOIC-8 (D0008A) θ _{JA} ⁽¹⁾⁽²⁾	140°C/W
SOIC-8 (D0008A) θ _{JC}	45°C/W
VSSOP-8 (DGK0008A) θ _{JA} ⁽¹⁾	200°C/W

Typical θ_{JA} with 1 square inch of 2 oz. copper pad area directly under the ground tab. (1)

Worst case (Free Air) per EIA / JESD51-3. (2)

Electrical Characteristics - LM9036Q-5.0

V_{IN} = 14V, I_{OUT} = 10 mA, T_J = 25°C, unless otherwise specified. Boldface limits apply over entire operating temperature range

Parameter	Conditions	Min (1)	Typical (2)	Max (1)	Units
		4.80	5.00	5.20	
Output Voltage (V _{OUT})	$5.5V \le V_{IN} \le 26V$, $0.1mA \le I_{OUT} \le 50mA$ ⁽³⁾	4.75	5.00	5.25	V
	$I_{OUT} = 0.1 \text{mA}, 8 \text{V} \le \text{V}_{IN} \le 24 \text{V}$		20	25	
	$I_{OUT} = 1$ mA, 8V $\leq V_{IN} \leq 24$ V		50	100	μΑ
Quiescent Current (I _{GND})	$I_{OUT} = 10$ mA, 8V $\leq V_{IN} \leq 24$ V		0.3	0.5	
	$I_{OUT} = 50 \text{mA}, 8 \text{V} \le \text{V}_{IN} \le 24 \text{V}$		2.0	2.5	mA
Line Regulation (ΔV_{OUT})	$6V \le V_{IN} \le 40V, I_{OUT} = 1mA$		10	30	mV
Load Regulation (ΔV_{OUT})	0.1mA ≤ I _{OUT} ≤ 5mA		10	30	mV
	$5mA \le I_{OUT} \le 50mA$		10	30	mV
Dropout Voltage (ΔV_{OUT})	$I_{OUT} = 0.1 \text{mA}$		0.05	0.10	V
	I _{OUT} = 50mA		0.20	0.40	V
Short Circuit Current (I_{SC}) $V_{OUT} = 0V$		65	120	250	mA
Ripple Rejection (PSRR)	V _{ripple} = 1V _{rms} , F _{ripple} = 120Hz	-40	-60		dB
Output Bypass Capacitance (C _{OUT})	$0.3\Omega \le \text{ESR} \le 8\Omega$ $0.1\text{mA} \le I_{OUT} \le 50\text{mA}$	10	22		μF

Tested limits are specified to AOQL (Average Outgoing Quality Level) and 100% tested. (1)

Typicals are at 25°C (unless otherwise specified) and represent the most likely parametric norm. (2)

To ensure constant junction temperature, pulse testing is used. (3)



SNVS685B-NOVEMBER 2010-REVISED MARCH 2013

www.ti.com

Electrical Characteristics - LM9036Q-3.3

 V_{IN} = 14V, I_{OUT} = 10 mA, T_J = 25°C, unless otherwise specified. Boldface limits apply over entire operating temperature range

Parameter	Conditions	Min (1)	Typical	Max (1)	Units
		3.168	3.30	3.432	
Output Voltage (V _{OUT})	$5.5V \le V_{IN} \le 26V$, $0.1mA \le I_{OUT} \le 50mA^{(3)}$	3.135	3.30	3.465	V
	$I_{OUT} = 0.1 \text{mA}, 8\text{V} \le \text{V}_{IN} \le 24 \text{V}$		20	25	
Outpresent Current (I)	$I_{OUT} = 1$ mA, $8V \le V_{IN} \le 24V$		50	100	μA
Quiescent Current (I _{GND})	$I_{OUT} = 10 \text{mA}, 8 \text{V} \le \text{V}_{IN} \le 24 \text{V}$		0.3	0.5	0
	$I_{OUT} = 50 \text{mA}, 8 \text{V} \le \text{V}_{IN} \le 24 \text{V}$		2.0	2.5	mA
Line Regulation (ΔV_{OUT})	$6V \le V_{IN} \le 40V, I_{OUT} = 1mA$		10	30	mV
Load Regulation (ΔV_{OUT})	0.1mA ≤ I _{OUT} ≤ 5mA		10	30	mV
	5mA ≤ I _{OUT} ≤ 50mA		10	30	mV
Dropout Voltage (Δ V _{OUT})	$I_{OUT} = 0.1 \text{mA}$		0.05	0.10	V
	I _{OUT} = 50mA		0.20	0.40	V
Short Circuit Current (I _{SC}) V _{OUT} = 0V		65	120	250	mA
Ripple Rejection (PSRR)	$V_{ripple} = 1V_{rms}, F_{ripple} = 120Hz$	-40	-60		dB
Output Bypass Capacitance (C_{OUT})	$0.3\Omega \le \text{ESR} \le 8\Omega$ $0.1\text{mA} \le I_{\text{OUT}} \le 50\text{mA}$	22	33		μF

Tested limits are specified to AOQL (Average Outgoing Quality Level) and 100% tested.
Typicals are at 25°C (unless otherwise specified) and represent the most likely parametric norm.
To ensure constant junction temperature, pulse testing is used.

SNVS685B-NOVEMBER 2010-REVISED MARCH 2013

www.ti.com



QUIESCENT CURRENT (μ A)

QUIESCENT CURRENT (mA)








Figure 3.











4 Submit Documentation Feedback



SNVS685B-NOVEMBER 2010-REVISED MARCH 2013

APPLICATIONS INFORMATION

Unlike other PNP low dropout regulators, the LM9036Q remains fully operational to 40V. Owing to power dissipation characteristics of the package, full output current cannot be ensured for all combinations of ambient temperature and input voltage.

The junction to ambient thermal resistance θ_{JA} rating has two distinct components: the junction to case thermal resistance rating θ_{JC} ; and the case to ambient thermal resistance rating θ_{CA} . The relationship is defined as: $\theta_{JA} = \theta_{JC} + \theta_{CA}$.

While the LM9036Q has an internally set thermal shutdown point of typically 150°C, this is intended as a safety feature only. Continuous operation near the thermal shutdown temperature should be avoided as it may have a negative affect on the life of the device.

The LM9036Q maintains regulation to 55V, it will not withstand a short circuit above 40V because of safe operating area limitations in the internal PNP pass device. Above 55V the LM9036Q will break down with catastrophic effects on the regulator and possibly the load as well. Do not use this device in a design where the input operating voltage may exceed 40V, or where transients are likely to exceed 55V.

SNVS685B-NOVEMBER 2010-REVISED MARCH 2013

Copyright © 2010–2013, Texas Instruments Incorporated

REVISION HISTORY

Changes from Revision A (March 2013) to Revision B						
•	Changed layout of National Data Sheet to TI format	5				



www.ti.com



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LM9036QM-3.3/NOPB	Active	Production	SOIC (D) 8	95 TUBE	Yes	(4) SN	(5) Level-1-260C-UNLIM	-40 to 125	LM903 6QM-3
LM9036QM-3.3/NOPB.B	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6QM-3
LM9036QM-5.0/NOPB	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6QM-5
LM9036QM-5.0/NOPB.B	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6QM-5
LM9036QMM-3.3/NOPB	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDBQ
LM9036QMM-3.3/NOPB.B	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDBQ
LM9036QMM-5.0/NOPB	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDAQ
LM9036QMM-5.0/NOPB.B	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDAQ
LM9036QMMX-3.3/NOPB	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDBQ
LM9036QMMX-5.0/NOPB	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDAQ
LM9036QMX-3.3/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6QM-3
LM9036QMX-3.3/NOPB.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6QM-3
LM9036QMX-5.0/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6QM-5
LM9036QMX-5.0/NOPB.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6QM-5

⁽¹⁾ Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

23-May-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM9036QMM-3.3/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM9036QMM-5.0/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM9036QMMX-3.3/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM9036QMMX-5.0/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM9036QMX-3.3/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM9036QMX-5.0/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

31-Jul-2025



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM9036QMM-3.3/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM9036QMM-5.0/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM9036QMMX-3.3/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM9036QMMX-5.0/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM9036QMX-3.3/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM9036QMX-5.0/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

31-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM9036QM-3.3/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM9036QM-3.3/NOPB.B	D	SOIC	8	95	495	8	4064	3.05
LM9036QM-5.0/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM9036QM-5.0/NOPB.B	D	SOIC	8	95	495	8	4064	3.05

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated