

# LM7480-Q1 Ideal Diode Controller with Load Dump Protection

## 1 Features

- AEC-Q100 qualified for automotive applications
  - Device temperature grade 1:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ambient operating temperature range
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- 3-V to 65-V input range
- Reverse input protection down to  $-65\text{ V}$
- Drives external back-to-back N-Channel MOSFETs in common drain and common source configurations
- Ideal diode operation with 10.5-mV A to C forward voltage drop regulation (LM74800-Q1)
- Low reverse detection threshold ( $-4.5\text{ mV}$ ) with fast response ( $0.5\text{ }\mu\text{s}$ )
- 20-mA peak gate (DGATE) turnon current
- 2.6-A peak DGATE turnoff current
- Adjustable overvoltage protection
- Low 2.87- $\mu\text{A}$  shutdown current (EN/UVLO=Low)
- Meets automotive ISO7637 transient requirements with a suitable TVS diode
- Available in space saving 12-Pin WSON package

## 2 Applications

- Automotive battery protection
  - ADAS domain controller
  - Camera ECU
  - Head Unit
  - USB HUBs
- Active ORing for redundant power


## 3 Description

The LM7480x-Q1 ideal diode controller drives and controls external back to back N-Channel MOSFETs to emulate an ideal diode rectifier with power path ON/OFF control and overvoltage protection. The wide input supply of 3 V to 65 V allows protection and control of 12-V and 24-V automotive battery powered ECUs. The device can withstand and protect the loads from negative supply voltages down to  $-65\text{ V}$ . An integrated ideal diode controller (DGATE) drives the first MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. With a second MOSFET in the power path the device allows load disconnect (ON/OFF control) and overvoltage protection using HGATE control. The device features an adjustable overvoltage cut-off protection feature. LM7480-Q1 has two variants, LM74800-Q1 and LM74801-Q1. LM74800-Q1 employs reverse current blocking using linear regulation and comparator scheme vs. LM74801-Q1 which supports comparator based scheme. With Common Drain configuration of the power MOSFETs, the mid-point can be utilized for OR-ing designs using an another ideal diode. The LM7480x-Q1 has a maximum voltage rating of 65 V. The loads can be protected from extended overvoltage transients like 200-V Unsuppressed Load Dumps in 24-V Battery systems by configuring the device with external MOSFETs in Common Source topology.


### Device Information

| PART NUMBER               | PACKAGE <sup>(1)</sup> | BODY SIZE (NOM) |
|---------------------------|------------------------|-----------------|
| LM74800-Q1,<br>LM74801-Q1 | WSON (12)              | 3.0 mm x 3.0 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Ideal Diode with Switched Output**



**Ideal Diode with 200-V Load Dump Protection**



## Table of Contents

|                                                  |           |                                                        |           |
|--------------------------------------------------|-----------|--------------------------------------------------------|-----------|
| <b>1 Features</b> .....                          | <b>1</b>  | 10.1 Application Information.....                      | <b>19</b> |
| <b>2 Applications</b> .....                      | <b>1</b>  | 10.2 Typical 12-V Reverse Battery Protection           |           |
| <b>3 Description</b> .....                       | <b>1</b>  | Application.....                                       | <b>19</b> |
| <b>4 Revision History</b> .....                  | <b>2</b>  | 10.3 200-V Unsuppressed Load Dump Protection           |           |
| <b>5 Device Comparison Table</b> .....           | <b>3</b>  | Application.....                                       | <b>29</b> |
| <b>6 Pin Configuration and Functions</b> .....   | <b>3</b>  | 10.4 Do's and Don'ts.....                              | <b>32</b> |
| <b>7 Specifications</b> .....                    | <b>4</b>  | <b>11 Power Supply Recommendations</b> .....           | <b>33</b> |
| 7.1 Absolute Maximum Ratings .....               | <b>4</b>  | 11.1 Transient Protection.....                         | <b>33</b> |
| 7.2 ESD Ratings .....                            | <b>4</b>  | 11.2 TVS Selection for 12-V Battery Systems.....       | <b>34</b> |
| 7.3 Recommended Operating Conditions .....       | <b>4</b>  | 11.3 TVS Selection for 24-V Battery Systems.....       | <b>34</b> |
| 7.4 Thermal Information .....                    | <b>5</b>  | <b>12 Layout</b> .....                                 | <b>35</b> |
| 7.5 Electrical Characteristics .....             | <b>5</b>  | 12.1 Layout Guidelines.....                            | <b>35</b> |
| 7.6 Switching Characteristics .....              | <b>6</b>  | 12.2 Layout Example.....                               | <b>35</b> |
| 7.7 Typical Characteristics.....                 | <b>8</b>  | <b>13 Device and Documentation Support</b> .....       | <b>37</b> |
| <b>8 Parameter Measurement Information</b> ..... | <b>11</b> | 13.1 Receiving Notification of Documentation Updates.. | <b>37</b> |
| <b>9 Detailed Description</b> .....              | <b>12</b> | 13.2 Support Resources.....                            | <b>37</b> |
| 9.1 Overview.....                                | <b>12</b> | 13.3 Trademarks.....                                   | <b>37</b> |
| 9.2 Functional Block Diagram.....                | <b>13</b> | 13.4 Electrostatic Discharge Caution.....              | <b>37</b> |
| 9.3 Feature Description.....                     | <b>13</b> | 13.5 Glossary.....                                     | <b>37</b> |
| 9.4 Device Functional Modes.....                 | <b>16</b> | <b>14 Mechanical, Packaging, and Orderable</b>         |           |
| 9.5 Application Examples.....                    | <b>17</b> | <b>Information</b> .....                               | <b>37</b> |
| <b>10 Applications and Implementation</b> .....  | <b>19</b> |                                                        |           |

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| <b>Changes from Revision B (October 2020) to Revision C (December 2020)</b> | <b>Page</b> |
|-----------------------------------------------------------------------------|-------------|
| • Changed status of LM74800-Q1 from "Preview" to "Active".....              | <b>1</b>    |
| • Updated <a href="#">Functional Block Diagram</a> .....                    | <b>13</b>   |
| • Changed "V <sub>AC(REV)</sub> " to "V <sub>(AC_REV)</sub> " .....         | <b>14</b>   |

| <b>Changes from Revision A (May 2020) to Revision B (October 2020)</b> | <b>Page</b> |
|------------------------------------------------------------------------|-------------|
| • Changed status from "Advance Information" to "Production Data".....  | <b>1</b>    |

| <b>Changes from Revision * (April 2020) to Revision *2 (May 2020)</b>       | <b>Page</b> |
|-----------------------------------------------------------------------------|-------------|
| • Changed second paragraph of <a href="#">Application Information</a> ..... | <b>19</b>   |

| DATE       | REVISION    | NOTES                            |
|------------|-------------|----------------------------------|
| May 2020   | A is APL/AI | 2nd Advance Information release. |
| April 2020 | *           | Advance Information release.     |

## 5 Device Comparison Table

|                          | LM74800-Q1                                   | LM74801-Q1                  |
|--------------------------|----------------------------------------------|-----------------------------|
| Reverse Current Blocking | $V_{(A-C)}$ linear regulation and comparator | $V_{(A-C)}$ comparator only |

## 6 Pin Configuration and Functions




Figure 6-1. WSON 12-Pin DRR Transparent Top View

Table 6-1. Pin Functions

| NAME    | PIN        |               | TYPE | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------|------------|---------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | LM7480x-Q1 | DRR-12 (WSON) |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| DGATE   | 1          |               | O    | Diode Controller Gate Drive Output. Connect to the GATE of the external MOSFET.                                                                                                                                                                                                                                                                                                                                                                        |
| A       | 2          |               | I    | Anode of the ideal diode. Connect to the source of the external MOSFET.                                                                                                                                                                                                                                                                                                                                                                                |
| VSNS    | 3          |               | I    | Voltage sensing input.                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| SW      | 4          |               | I    | Voltage sensing disconnect switch terminal. VSNS and SW are internally connected through a switch. Use SW as the top connection of the battery sensing or OV resistor ladder network. When EN/UVLO is pulled low, the switch is OFF disconnecting the resistor ladder from the battery line thereby cutting off the leakage current. If the internal disconnect switch between VSNS and SW is not used then short them together and connect to VS pin. |
| OV      | 5          |               | I    | Adjustable overvoltage threshold input. Connect a resistor ladder across SW to OV terminal. When the voltage at OVP exceeds the overvoltage cut-off threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes below the OVP falling threshold.                                                                                                                                                          |
| EN/UVLO | 6          |               | I    | EN/UVLO Input. Connect to VS pin for always ON operation. Can be driven externally from a micro controller I/O. Pulling it low below $V_{(ENF)}$ makes the device enter into low Iq shutdown mode. For UVLO, connect an external resistor ladder to EN/UVLO to GND.                                                                                                                                                                                    |
| GND     | 7          |               | G    | Connect to the system ground plane.                                                                                                                                                                                                                                                                                                                                                                                                                    |
| HGATE   | 8          |               | O    | GATE driver output for the HSFET. Connect to the GATE of the external FET.                                                                                                                                                                                                                                                                                                                                                                             |
| OUT     | 9          |               | I    | Connect to the output rail (external MOSFET source).                                                                                                                                                                                                                                                                                                                                                                                                   |
| VS      | 10         |               | I    | Input power supply to the IC. Connect VS to middle point of the common drain back to back MOSFET configuration. Connect a 100nF capacitor across VS and GND pins.                                                                                                                                                                                                                                                                                      |
| CAP     | 11         |               | O    | Charge pump output. Connect a 100-nF capacitor across CAP and VS pins.                                                                                                                                                                                                                                                                                                                                                                                 |
| C       | 12         |               | I    | Cathode of the ideal diode. Connect to the drain of the external MOSFET.                                                                                                                                                                                                                                                                                                                                                                               |
| RTN     |            | Thermal Pad   | —    | Leave exposed pad floating. Do Not connect to GND plane.                                                                                                                                                                                                                                                                                                                                                                                               |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                                                      |                                                          | MIN                | MAX              | UNIT |
|------------------------------------------------------|----------------------------------------------------------|--------------------|------------------|------|
| Input Pins                                           | A to GND                                                 | –65                | 70               | V    |
|                                                      | VS to GND                                                | –1                 | 70               |      |
|                                                      | VSNS, SW, EN/UVLO, C, OV, OUT to GND, $V_{(A)} > 0$ V    | –0.3               | 70               |      |
|                                                      | VSNS, SW, EN/UVLO, C, OV, OUT to GND, $V_{(A)} \leq 0$ V | $V_{(A)}$          | $(70 + V_{(A)})$ |      |
|                                                      | RTN to GND                                               | –65                | 0.3              |      |
|                                                      | $I_{VSNS}$ , $I_{SW}$                                    | –1                 | 10               | mA   |
|                                                      | $I_{EN/UVLO}$ , $I_{OV}$ , $V_{(A)} > 0$ V               | –1                 |                  | mA   |
|                                                      | $I_{EN/UVLO}$ , $I_{OV}$ , $V_{(A)} \leq 0$ V            | Internally limited |                  |      |
| Output Pins                                          | OUT to VS                                                | –65                | 16.5             | V    |
| Output Pins                                          | CAP to VS                                                | –0.3               | 15               | V    |
|                                                      | CAP to A                                                 | –0.3               | 85               |      |
|                                                      | DGATE to A                                               | –0.3               | 15               |      |
|                                                      | HGATE to OUT                                             | –0.3               | 15               |      |
| Output to Input Pins                                 | C to A                                                   | –5                 | 85               |      |
| Operating junction temperature, $T_j$ <sup>(2)</sup> |                                                          | –40                | 150              | °C   |
| Storage temperature, $T_{stg}$                       |                                                          | –40                | 150              |      |

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 7.2 ESD Ratings

|             |                         |                                                         |                                | VALUE | UNIT |
|-------------|-------------------------|---------------------------------------------------------|--------------------------------|-------|------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> |                                | ±2000 | V    |
|             |                         | Charged device model (CDM), per AEC Q100-011            | Corner pins (DGATE, OV, and C) | ±750  |      |
|             |                         |                                                         | Other pins                     | ±500  |      |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                                |                               | MIN | NOM | MAX | UNIT |
|--------------------------------|-------------------------------|-----|-----|-----|------|
| Input Pins                     | A to GND                      | –60 |     | 65  | V    |
|                                | VS to GND                     | 0   |     | 65  | V    |
|                                | EN/UVLO to GND                | 0   |     | 65  | V    |
| External Capacitance           | CAP to A, VS to GND, A to GND | 0.1 |     |     | μF   |
| External MOSFET max VGS rating | DGATE to A and HGATE to OUT   | 15  |     |     | V    |

## 7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                |                                               | MIN | NOM | MAX | UNIT |
|----------------|-----------------------------------------------|-----|-----|-----|------|
| T <sub>J</sub> | Operating Junction temperature <sup>(2)</sup> | –40 |     | 150 | °C   |

- (1) Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

## 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | LM7480x-Q1 | UNIT |
|-------------------------------|----------------------------------------------|------------|------|
|                               |                                              | DRR (WSON) |      |
|                               |                                              | 12 PINS    |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 60.9       | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 48         | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 31.5       | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 1.2        | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 31.4       | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 7.1        | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

T<sub>J</sub> = –40°C to +125°C; typical values at T<sub>J</sub> = 25°C, V<sub>(A)</sub> = V<sub>(OUT)</sub> = V<sub>(VS)</sub> = V<sub>(VSNS)</sub> = 12 V, V<sub>(AC)</sub> = 20 mV, C<sub>(VCAP)</sub> = 0.1 μF, V<sub>(EN/UVLO)</sub> = 2 V, over operating free-air temperature range (unless otherwise noted)

| PARAMETER                                                       |                                                                   | TEST CONDITIONS                                                           | MIN   | TYP   | MAX   | UNIT |
|-----------------------------------------------------------------|-------------------------------------------------------------------|---------------------------------------------------------------------------|-------|-------|-------|------|
| SUPPLY VOLTAGE                                                  |                                                                   |                                                                           |       |       |       |      |
| V <sub>(VS)</sub>                                               | Operating input voltage                                           |                                                                           | 3     |       | 65    | V    |
| V <sub>(VS_PORR)</sub>                                          | VS POR threshold, rising                                          |                                                                           | 2.4   | 2.6   | 2.85  | V    |
| V <sub>(VS_PORF)</sub>                                          | VS POR threshold, falling                                         |                                                                           | 1.9   | 2.1   | 2.3   | V    |
| I <sub>(SHDN)</sub>                                             | SHDN current, I <sub>(GND)</sub>                                  | V <sub>(EN/UVLO)</sub> = 0 V                                              |       | 2.87  | 5     | μA   |
| I <sub>(Q)</sub>                                                | Total System Quiescent current, I <sub>(GND)</sub>                | V <sub>(EN/UVLO)</sub> = 2 V                                              |       | 397   |       | μA   |
|                                                                 |                                                                   | V <sub>(A)</sub> = V <sub>(VS)</sub> = 24 V, V <sub>(EN/UVLO)</sub> = 2 V |       | 413   | 495   | μA   |
| I <sub>(REV)</sub>                                              | I <sub>(A)</sub> leakage current during Reverse Polarity,         | 0 V ≤ V <sub>(A)</sub> ≤ − 65 V                                           |       | 19    | 112   | μA   |
|                                                                 | I <sub>(OUT)</sub> leakage current during Reverse Polarity        |                                                                           |       |       | 1     | μA   |
| ENABLE AND UNDERVOLTAGE LOCKOUT (EN/UVLO) INPUT                 |                                                                   |                                                                           |       |       |       |      |
| V <sub>(UVLOR)</sub>                                            | EN/UVLO threshold voltage, rising                                 |                                                                           | 1.195 | 1.231 | 1.267 | V    |
| V <sub>(UVLOF)</sub>                                            | EN/UVLO threshold voltage, falling                                |                                                                           | 1.091 | 1.132 | 1.159 | V    |
| V <sub>(ENF)</sub>                                              | Enable threshold voltage for low I <sub>q</sub> shutdown, falling |                                                                           | 0.3   | 0.67  | 0.93  | V    |
| V <sub>(EN_Hys)</sub>                                           | Enable Hysteresis                                                 |                                                                           | 37    | 72    | 95    | mV   |
| I <sub>(EN/UVLO)</sub>                                          |                                                                   | 0 V ≤ V <sub>(EN/UVLO)</sub> ≤ 65 V                                       |       | 52    | 200   | nA   |
| OVERVOLTAGE PROTECTION AND BATTERY SENSING (VSNS, SW, OV) INPUT |                                                                   |                                                                           |       |       |       |      |
| R <sub>(SW)</sub>                                               | Battery sensing disconnect switch resistance                      | 3 V ≤ V <sub>(SNS)</sub> ≤ 65 V                                           | 10    | 19.5  | 46    | Ω    |
| V <sub>(OVR)</sub>                                              | Overvoltage threshold input, rising                               |                                                                           | 1.195 | 1.231 | 1.267 | V    |
| V <sub>(OVF)</sub>                                              | Overvoltage threshold input, falling                              |                                                                           | 1.091 | 1.13  | 1.159 | V    |

**LM7480-Q1**

SNOSD95C – APRIL 2020 – REVISED DECEMBER 2020

**7.5 Electrical Characteristics (continued)**
 $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ; typical values at  $T_J = 25^{\circ}\text{C}$ ,  $V_{(A)} = V_{(OUT)} = V_{(VS)} = V_{(VSNS)} = 12\text{ V}$ ,  $V_{(AC)} = 20\text{ mV}$ ,  $C_{(VCAP)} = 0.1\text{ }\mu\text{F}$ ,  $V_{(EN/UVLO)} = 2\text{ V}$ , over operating free-air temperature range (unless otherwise noted)

| PARAMETER                                      |                                                                                | TEST CONDITIONS                                                                                            | MIN  | TYP  | MAX  | UNIT |
|------------------------------------------------|--------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|------|------|------|------|
| I <sub>(OV)</sub>                              | OV Input leakage current                                                       | 0 V ≤ V <sub>(OV)</sub> ≤ 65 V                                                                             |      | 53   | 200  | nA   |
| CHARGE PUMP (CAP)                              |                                                                                |                                                                                                            |      |      |      |      |
| I <sub>(CAP)</sub>                             | Charge Pump source current (Charge pump on)                                    | V <sub>(CAP)</sub> – V <sub>(A)</sub> = 7 V, 6 V ≤ V <sub>(S)</sub> ≤ 65 V                                 | 1.3  | 2.7  |      | mA   |
| VCAP – VS                                      | Charge Pump Turn ON voltage                                                    |                                                                                                            | 11   | 12.2 | 13.2 | V    |
|                                                | Charge Pump Turnoff voltage                                                    |                                                                                                            | 11.9 | 13.2 | 14.1 | V    |
| V <sub>(CAP UVLO)</sub>                        | Charge Pump UVLO voltage threshold, rising                                     |                                                                                                            | 5.4  | 6.6  | 7.9  | V    |
|                                                | Charge Pump UVLO voltage threshold, falling                                    |                                                                                                            | 4.4  | 5.5  | 6.6  | V    |
| IDEAL DIODE (A, C, DGATE)                      |                                                                                |                                                                                                            |      |      |      |      |
| V <sub>(A_PORR)</sub>                          | V <sub>(A)</sub> POR threshold, rising                                         |                                                                                                            | 2.2  | 2.35 | 2.6  | V    |
| V <sub>(A_PORF)</sub>                          | V <sub>(A)</sub> POR threshold, falling                                        |                                                                                                            | 2    | 2.2  | 2.4  | V    |
| V <sub>(AC_REG)</sub>                          | Regulated Forward V <sub>(A)</sub> –V <sub>(C)</sub> Threshold                 | For LM74800-Q1 Only                                                                                        | 6.8  | 10.5 | 13.4 | mV   |
| V <sub>(AC_REV)</sub>                          | V <sub>(A)</sub> –V <sub>(C)</sub> Threshold for Fast Reverse Current Blocking |                                                                                                            | –6.4 | –4.5 | –1.3 | mV   |
| V <sub>(AC_FWD)</sub>                          | V <sub>(A)</sub> –V <sub>(C)</sub> Threshold for Reverse to Forward transition |                                                                                                            | 150  | 177  | 200  | mV   |
| V <sub>(DGATE)</sub> – V <sub>(A)</sub>        | Gate Drive Voltage                                                             | 3 V < V <sub>(S)</sub> < 5 V                                                                               | 7    |      |      | V    |
|                                                |                                                                                | 5 V < V <sub>(S)</sub> < 65 V                                                                              | 10   | 11.5 | 13   | V    |
| I <sub>(DGATE)</sub>                           | Peak Gate Source current                                                       | V <sub>(A)</sub> – V <sub>(C)</sub> = 100 mV, V <sub>(DGATE)</sub> – V <sub>(A)</sub> = 1 V                |      | 20   |      | mA   |
|                                                | Peak Gate Sink current                                                         | V <sub>(A)</sub> – V <sub>(C)</sub> = –12 mV, V <sub>(DGATE)</sub> – V <sub>(A)</sub> = 11 V               |      | 2670 |      | mA   |
|                                                | Regulation sink current                                                        | V <sub>(A)</sub> – V <sub>(C)</sub> = 0 V, V <sub>(DGATE)</sub> – V <sub>(A)</sub> = 11 V, LM74800-Q1 Only | 8.4  | 12.3 |      | μA   |
| I <sub>(C)</sub>                               | Cathode leakage Current                                                        | V <sub>(A)</sub> = –14 V, V <sub>(C)</sub> = 12 V, LM74801-Q1                                              | 0.1  | 2.84 | 15   | μA   |
|                                                |                                                                                | V <sub>(A)</sub> = –14 V, V <sub>(C)</sub> = 12 V, LM74800-Q1                                              | 4    | 8.77 | 32   | μA   |
| HIGH SIDE CONTROLLER (HGATE, OUT, SNS, SW, OV) |                                                                                |                                                                                                            |      |      |      |      |
| V <sub>(HGATE)</sub> – V <sub>(OUT)</sub>      | Gate Drive Voltage                                                             | 3 V < V <sub>(S)</sub> < 5 V                                                                               | 7    |      |      | V    |
|                                                |                                                                                | 5 V < V <sub>(S)</sub> < 65 V                                                                              | 10   | 11.1 | 14.5 | V    |
| I <sub>(HGATE)</sub>                           | Source Current                                                                 |                                                                                                            | 39   | 55   | 75   | μA   |
|                                                | Sink Current                                                                   | V <sub>(OV)</sub> > V <sub>(OVR)</sub>                                                                     | 168  | 260  |      | mA   |

**7.6 Switching Characteristics**
 $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ; typical values at  $T_J = 25^{\circ}\text{C}$ ,  $V_{(A)} = V_{(C)} = V_{(OUT)} = V_{(VS)} = 12\text{ V}$ ,  $V_{(AC)} = 20\text{ mV}$ ,  $C_{(VCAP)} = 0.1\text{ }\mu\text{F}$ ,  $V_{(EN/UVLO)} = 2\text{ V}$ , over operating free-air temperature range (unless otherwise noted)

| PARAMETER                    |                                                      | TEST CONDITIONS                                                                                                          | MIN | TYP | MAX   | UNIT          |
|------------------------------|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|-----|-----|-------|---------------|
| $t_{\text{DGATE\_OFF(dly)}}$ | DGATE Turnoff Delay during reverse voltage detection | $V_{(A)} - V_{(C)} = +30\text{ mV}$ to $-100\text{ mV}$ to $V_{(DGATE-A)} < 1\text{ V}$ , $C_{(DGATE-A)} = 10\text{ nF}$ |     | 0.5 | 0.875 | $\mu\text{s}$ |
| $t_{\text{DGATE\_ON(dly)}}$  | DGATE Turnon Delay during forward voltage detection  | $V_{(A)} - V_{(C)} = -20\text{ mV}$ to $+700\text{ mV}$ to $V_{(DGATE-A)} > 5\text{ V}$ , $C_{(DGATE-A)} = 10\text{ nF}$ |     | 2.8 | 3.8   | $\mu\text{s}$ |
| $t_{\text{EN(dly)_DGATE}}$   | DGATE Turnon Delay during EN/UVLO                    | EN/UVLO $\uparrow$ to $V_{(DGATE-A)} > 5\text{ V}$ , $C_{(DGATE-A)} = 10\text{ nF}$                                      | 98  | 175 | 270   | $\mu\text{s}$ |

$T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ; typical values at  $T_J = 25^{\circ}\text{C}$ ,  $V_{(A)} = V_{(C)} = V_{(OUT)} = V_{(VS)} = 12\text{V}$ ,  $V_{(AC)} = 20\text{ mV}$ ,  $C_{(VCAP)} = 0.1\text{ }\mu\text{F}$ ,  
 $V_{(EN/UVLO)} = 2\text{ V}$ , over operating free-air temperature range (unless otherwise noted)

| PARAMETER                         |                                       | TEST CONDITIONS                      | MIN | TYP  | MAX | UNIT |
|-----------------------------------|---------------------------------------|--------------------------------------|-----|------|-----|------|
| $t_{\text{EN\_OFF(deg)}\_DGATE}$  | DGATE Turnoff Deglitch during EN/UVLO | EN/UVLO ↓ to DGATE ↓                 |     | 8.1  |     | μs   |
| $t_{\text{EN\_OFF(deg)}\_HGATE}$  | HGATE Turnoff Deglitch during EN/UVLO | EN/UVLO ↓ to HGATE ↓                 | 3   | 4.6  | 6   | μs   |
| $t_{\text{OVP\_OFF(deg)}\_HGATE}$ | HGATE Turnoff Deglitch during OV      | OV ↑ to HGATE ↓, For LM74800-Q1 only |     | 3.98 | 5.4 | μs   |
|                                   |                                       | OV ↑ to HGATE ↓, For LM74801-Q1 only |     | 3.2  | 4.7 | μs   |
| $t_{\text{OVP\_ON(deg)}\_HGATE}$  | HGATE Turnon Deglitch during OV       | OV ↓ to HGATE ↑                      |     | 2.95 |     | μs   |

## 7.7 Typical Characteristics




Figure 7-1. Operating Quiescent Current vs Supply Voltage




Figure 7-2. Operating Quiescent Current vs Supply Voltage (> 10 V)




Figure 7-3. Charge Pump Current vs Supply Voltage at CAP = 6 V




Figure 7-4. Charge Pump V-I Characteristics at VS >= 12 V




Figure 7-5. DGATE Drive Voltage vs Supply Voltage






Figure 7-6. HGATE Drive Voltage vs Supply Voltage


## 7.7 Typical Characteristics (continued)




**Figure 7-7. ANODE Leakage Current vs Reverse ANODE Voltage**




**Figure 7-8. UVLO Thresholds vs Temperature**




**Figure 7-9. OVP Thresholds vs Temperature**



**Figure 7-10. Charge Pump UVLO Threshold vs Temperature**



**Figure 7-11. VA POR Threshold vs Temperature**



**Figure 7-12. VS POR Threshold vs Temperature**

## 7.7 Typical Characteristics (continued)




Figure 7-13. HGATE Turn OFF Delay during OV





Figure 7-14. HGATE Current (IHGATE) vs Supply Voltage

## 8 Parameter Measurement Information



**Figure 8-1. Timing Waveforms**

## 9 Detailed Description

### 9.1 Overview


The LM7480x-Q1 ideal diode controller drives and controls external back to back N-Channel MOSFETs to emulate an ideal diode rectifier with power path ON/OFF control, inrush current limiting and overvoltage protection. The wide input supply of 3 V to 65 V allows protection and control of 12-V and 24-V automotive battery powered ECUs. The device can withstand and protect the loads from negative supply voltages down to –65 V. An integrated ideal diode controller (DGATE) drives the first MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. A strong charge pump with 20-mA peak GATE source current driver stage and short turn ON and turn OFF delay times ensures fast transient response ensuring robust performance during automotive testing such as ISO16750 or LV124 where an ECU is subjected to AC superimpose input signals. With a second MOSFET in the power path the device allows load disconnect (ON/OFF control) and overvoltage protection using HGATE control. The device features an adjustable overvoltage cut-off protection feature using a programming resistor across SW and OVP terminal.

The LM7480x-Q1 controller can drive the external MOSFETs in Common Drain and Common Source configurations. With Common Drain configuration of the power MOSFETs, the mid-point can be utilized for OR-ing designs using an another ideal diode. The LM7480x-Q1 has a maximum voltage rating of 65 V. The loads can be protected from extended overvoltage transients like 200-V Unsuppressed Load Dumps in 24-V Battery systems by configuring the device with external MOSFETs in Common Source topology.

The LM74800-Q1 controls the DGATE of the MOSFET to regulate the forward voltage drop at 10.5 mV. The linear regulation scheme in these devices enables graceful control of the GATE voltage and turns off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. The LM74801-Q1 features a comparator based scheme to turn ON/OFF the MOSFET GATE.

The device features enable control. With the enable pin low during the standby mode, both the external MOSFETs and controller is off and draws a very low 2.87  $\mu$ A of current. The high voltage rating of LM7480x-Q1 helps to simplify the system designs for automotive ISO7637 protection. The LM74800-Q1 is also suitable for ORing applications

## 9.2 Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 Charge Pump

The charge pump supplies the voltage necessary to drive the external N-channel MOSFET. An external charge pump capacitor is placed between CAP and VS pins to provide energy to turn on the external MOSFET. In order for the charge pump to supply current to the external capacitor, the EN/UVLO pin voltage must be above the specified input high threshold,  $V_{(ENR)}$ . When enabled the charge pump sources a charging current of 2.7-mA typical. If EN/UVLO pin is pulled low, then the charge pump remains disabled. To ensure that the external MOSFET can be driven above its specified threshold voltage, the CAP to VS voltage must be above the undervoltage lockout threshold, typically 6.6 V, before the internal gate driver is enabled. Use Equation 1 to calculate the initial gate driver enable delay.

$$T_{(DRV\_EN)} = 175\mu s + C_{(CAP)} \times \frac{V_{(CAP\_UVLOR)}}{2.7mA} \quad (1)$$

where

- $C_{(CAP)}$  is the charge pump capacitance connected across VS and CAP pins
- $V_{(CAP\_UVLOR)} = 6.6 \text{ V}$  (typical)

To remove any chatter on the gate drive approximately 1 V of hysteresis is added to the VCAP undervoltage lockout. The charge pump remains enabled until the CAP to VS voltage reaches 13.2 V, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the CAP to VS voltage is below 12.2 V typically at which point the charge pump is enabled. The voltage between CAP and VS continue to charge and discharge between 12.2 V and 13.2 V as shown in Figure 9-1. By enabling and disabling the charge pump, the operating quiescent current of the LM7480x-Q1 is reduced. When the charge pump is disabled it sinks 15  $\mu$ A.




Figure 9-1. Charge Pump Operation

### 9.3.2 Dual Gate Control (DGATE, HGATE)

The LM7480x-Q1 feature two separate gate control and driver outputs i.e DGATE and HGATE to drive back to back N-channel MOSFETs.

#### 9.3.2.1 Reverse Battery Protection (A, C, DGATE)

A, C, DGATE comprises of Ideal Diode stage. Connect the Source of the external MOSFET to A, Drain to C and Gate to DGATE. The LM7480x-Q1 has integrated reverse input protection down to  $-65\text{ V}$ .

Before the DGATE driver is enabled, following conditions must be achieved:

- The EN/UVLO pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at A pin must be greater than VA POR Rising threshold.
- Voltage at Vs pin must be greater than Vs POR Rising threshold.


If the above conditions are not achieved, then the DGATE pin is internally connected to the A pin, assuring that the external MOSFET is disabled.

In LM74800-Q1 the voltage drop across the MOSFET is continuously monitored between the A and C pins, and the DGATE to A voltage is adjusted as needed to regulate the forward voltage drop at  $10.5\text{ mV}$  (typ). This closed loop regulation scheme enables graceful turn off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. This scheme ensures robust performance during slow input voltage ramp down tests. Along with the linear regulation amplifier scheme, the LM74800-Q1 also integrates a fast reverse voltage comparator. When the voltage drop across A and C reaches  $V_{(AC\_REV)}$  threshold then the DGATE goes low within  $0.5\text{-}\mu\text{s}$  (typ). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits  $V_{(AC\_FWD)}$  threshold within  $2.8\text{ }\mu\text{s}$  (typ).

In LM74801-Q1, reverse current blocking is by fast reverse voltage comparator only. When the voltage drop across A and C reaches  $V_{(AC\_REV)}$  threshold then the DGATE goes low within  $0.5\text{ }\mu\text{s}$  (typ). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input

micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits  $V_{(AC\_FWD)}$  threshold within 2.8  $\mu$ s (typ).

For Ideal Diode only designs, connect LM7480x-Q1 as shown in [Figure 9-2](#)



**Figure 9-2. Configuring LM7480x-Q1 for Ideal Diode Only**

**Table 9-1. Performance with 'C' Terminal Left Floating**

| Feature                     | LM74800-Q1                                    | LM74801-Q1                                      |
|-----------------------------|-----------------------------------------------|-------------------------------------------------|
| DGATE drive                 | DGATE gets pulled to A. MOSFET Q1 turned OFF. | DGATE to A fully enhanced. MOSFET Q1 turned ON. |
| Reverse Polarity Protection | Yes.                                          | Yes.                                            |
| Reverse Current Blocking    | Yes.                                          | No. Allows bi-directional current flow.         |

### 9.3.2.2 Load Disconnect Switch Control (HGATE, OUT)


HGATE and OUT comprises of Load disconnect switch control stage. Connect the Source of the external MOSFET to OUT and Gate to HGATE.

Before the HGATE driver is enabled, following conditions must be achieved:

- The EN/UVLO pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at Vs pin must be greater than Vs POR Rising threshold.

If the above conditions are not achieved, then the HGATE pin is internally connected to the OUT pin, assuring that the external MOSFET is disabled.

For Inrush Current limiting, connect  $C_{dVdT}$  capacitor and  $R_1$  as shown in [Figure 9-3](#).



**Figure 9-3. Inrush Current Limiting**

## LM7480-Q1

SNOSD95C – APRIL 2020 – REVISED DECEMBER 2020


The  $C_{dVdT}$  capacitor is required for slowing down the HGATE voltage ramp during power up for inrush current limiting. Use Equation 2 to calculate  $C_{dVdT}$  capacitance value .

$$C_{dVdT} = \frac{I_{HGATE\_DRV}}{I_{INRUSH}} \times C_{OUT} \quad (2)$$

where  $I_{HGATE\_DRV}$  is 55  $\mu A$  (typ),  $I_{INRUSH}$  is the inrush current and  $C_{OUT}$  is the output load capacitance. An extra resistor,  $R_1$ , in series with the  $C_{dVdT}$  capacitor improves the turn off time.

### 9.3.3 Overvoltage Protection and Battery Voltage Sensing (VSNS, SW, OV)

Connect a resistor ladder as shown in Figure 9-4 for overvoltage threshold programming.



**Figure 9-4. Programming Overvoltage Threshold and Battery Sensing**

A disconnect switch is integrated between VSNS and SW pins. This switch is turned OFF when EN/UVLO pin is pulled low. This helps to reduce the leakage current through the resistor divider network during system shutdown state (IGN\_OFF state).

### 9.3.4 Low Iq Shutdown and Under Voltage Lockout (EN/UVLO)

The enable pin allows for the gate driver to be either enabled or disabled by an external signal. If the EN/UVLO pin voltage is greater than the rising threshold, the gate driver and charge pump operates as described in Charge Pump section. If EN/UVLO pin voltage is less than the input low threshold,  $V_{(ENF)}$ , the charge pump and both the gate drivers (DGATE and HGATE) are disabled placing the LM7480x-Q1 in shutdown mode. If  $V_{(ENF)} < V_{(EN/UVLO)} < V_{(UVLOF)}$  then only HGATE is disabled disconnecting the load from the supply, DGATE remains ON. The EN/UVLO pin can withstand a maximum voltage of 65 V. For always ON operation connect EN/UVLO pin to VS.

## 9.4 Device Functional Modes


### Shutdown Mode

The LM7480x-Q1 enters shutdown mode when the EN/UVLO pin voltage is below the specified input low threshold  $V_{(ENF)}$ . Both the gate drivers and the charge pump are disabled in shutdown mode. During shutdown mode the LM7480x-Q1 enters low IQ operation with a total input quiescent consumption of 2.87  $\mu A$  (typ). When the LM7480x-Q1 is in shutdown mode, forward current flow to always ON loads connected to the common drain point of the back to back MOSFETs is not interrupted but is conducted through the MOSFET's body diode.



### 9.5.2 Ideal Diode with Unsuppressed Load Dump Protection

An extended overvoltage protection support above 65 V can be achieved by configuring the device with external back to back MOSFETs in common source topology as shown in Figure 9-6. Place a resistor R1 and a zener clamp across VS pin to GND to limit the voltage below 65 V. The load gets protected from overvoltages transients like un-suppressed load dumps with the help of overvoltage protection feature. Use R2 and R3 for setting the overvoltage protection threshold. When voltage at OV pin exceeds the set OV threshold then the HGATE turns OFF. This results in power path disconnection between input and output.



**Figure 9-6. Ideal Diode with 200-V Unsuppressed Load Dump Protection**

## 10 Applications and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 10.1 Application Information

LM7480x-Q1 controls two N-channel power MOSFETs with DGATE used to control diode MOSFET to emulate an ideal diode and HGATE controlling second MOSFET for power path cut-off when disabled or during an overvoltage protection. HGATE controlled MOSFET can be used to clamp the output during overvoltage or load dump conditions. LM7480x-Q1 can be placed into low quiescent current mode using EN/UVLO, where both DGATE and HGATE are turned OFF.

The device has a separate supply input pin (Vs). The charge pump is derived from this supply input. With the separate supply input provision and separate GATE control architecture, the LM7480x-Q1 device offers flexibility in system design architectures and enables circuit design with various power path control topologies like common drain, common source, ORing and Power MUXing. With these various topologies, the system designers can design the front-end power system to meet various system design requirements. For more information, see the [Six System Architectures With Robust Reverse Battery Protection Using an Ideal Diode Controller](#) Application Report.

### 10.2 Typical 12-V Reverse Battery Protection Application

A typical application circuit of LM74800-Q1 configured in **common-drain topology** to provide reverse battery protection with overvoltage protection is shown in [Figure 10-1](#).



**Figure 10-1. Typical Application Circuit - 12-V Reverse Battery Protection and Overvoltage Protection**

#### 10.2.1 Design Requirements for 12-V Battery Protection

The system design requirements are listed in [Table 10-1](#).

**Table 10-1. Design Parameters - 12-V Reverse Battery Protection and Overvoltage Protection**

| DESIGN PARAMETER              | EXAMPLE VALUE                                                       |
|-------------------------------|---------------------------------------------------------------------|
| Operating Input Voltage Range | 12-V battery, 12-V nominal with 3.2-V Cold Crank and 35-V Load Dump |
| Output Power                  | 50 W                                                                |
| Output Current Range          | 4-A Nominal, 5-A maximum                                            |
| Input Capacitance             | 0.1-µF minimum                                                      |

**Table 10-1. Design Parameters - 12-V Reverse Battery Protection and Overvoltage Protection (continued)**

| DESIGN PARAMETER                         | EXAMPLE VALUE                                                                        |
|------------------------------------------|--------------------------------------------------------------------------------------|
| Output Capacitance                       | 0.1- $\mu$ F minimum, (optional 220 $\mu$ F for E-10 functional class A performance) |
| Overvoltage Cut-off                      | 37.0 V, output cut-off > 37.0 V                                                      |
| AC Super Imposed Test                    | 2-V Peak-Peak 30 KHz, extendable to 6-V Peak-Peak 30 KHz                             |
| Automotive Transient Immunity Compliance | ISO 7637-2, ISO 16750-2 and LV124                                                    |
| Battery Monitor Ratio                    | 8:1                                                                                  |

## 10.2.2 Automotive Reverse Battery Protection

The LM7480x-Q1 feature two separate gate control and driver outputs i.e DGATE and HGATE to drive back to back N-channel MOSFETs. This enables LM7480x-Q1 to provide comprehensive immunity with robust system protection during various automotive transient tests as per ISO 7637-2 and ISO 16750-2 standard as well as other automotive OEM standards. For more information, see the [Automotive EMC-compliant reverse-battery protection with ideal-diode controllers](#) article.

LM7480x-Q1 gate drive output DGATE controls MOSFET Q1 to provide reverse battery protection and true reverse current blocking functionality. HGATE controls MOSFET Q2 to turn off the power path during input overvoltage condition. Resistor network R1, R2 and R3 connected to OV and SW can be configured for overvoltage protection and also for battery monitoring under normal operating conditions as well as reverse battery conditions. Bi-directional TVS D1 clamps the automotive transient input voltages on the 12-V battery, both positive and negative transients, to voltage levels safe for MOSFET Q1 and LM7480x-Q1.

Fast reverse current blocking response and quick reverse recovery enables LM7480x-Q1 to turn ON/OFF MOSFET Q1 during AC super imposed input specified by ISO 16750-2 and LV124 E-06 and provide active rectification of the AC input superimposed on DC battery voltage. Fast reverse current blocking response of LM7480x-Q1 helps to turn off MOSFET Q1 during negative transients inputs such as –150-V 2-ms Pulse 1 specified in ISO 7637-2 and input micro short conditions such as LV124 E-10 test.

### 10.2.2.1 Input Transient Protection: ISO 7637-2 Pulse 1

ISO 7637-2 Pulse 1 specifies negative transient immunity of electronic modules connected in parallel with an inductive load when the battery is disconnected. A typical pulse 1 specified in ISO 7637-2 starts with battery disconnection where supply voltage collapses to 0 V followed by –150 V 2 ms applied with a source impedance of 10  $\Omega$  at a slew rate of 1  $\mu$ s on the supply input. LM7480x-Q1 blocks reverse current and prevents the output voltage from swinging negative, protecting the rest of the electronic circuits from damage due to negative transient voltage. MOSFET Q1 is quickly turned off within 0.5  $\mu$ s by fast reverse comparator of LM7480x-Q1. A single bi-directional TVS is required at the input to clamp the negative transient pulse within the operating maximum voltage across cathode to anode of 85 V and does not violate the MOSFET Q1 drain-source breakdown voltage rating.

ISO 7637-2 Pulse 1 performance of LM74800-Q1 is shown in [Figure 10-2](#).






Figure 10-2. ISO 7637-2 Pulse 1

#### 10.2.2.2 AC Super Imposed Input Rectification: ISO 16750-2 and LV124 E-06

Alternators are used to power the automotive electrical system and charge the battery during normal runtime of the vehicle. Rectified alternator output contains residual AC ripple voltage superimposed on the DC battery voltage due to various reasons which includes engine speed variation, regulator duty cycle with field switching ON/OFF and electrical load variations. On a 12-V battery supply, alternator output voltage is regulated by a voltage regulator between 14.5 V to 12.5 V by controlling the field current of alternator's rotor. All electronic modules are tested for proper operation with superimposed AC ripple on the DC battery voltage. AC super imposed test specified in ISO 16750-2 and LV124 E-06 requires AC ripple of 2-V Peak-Peak on a 13.5-V DC battery voltage, swept from 15 Hz to 30 KHz. LM7480x-Q1 rectifies the AC superimposed voltage by turning the MOSFET Q1 OFF quickly to cut-off reverse current and turning the MOSFET Q1 ON quickly during forward conduction. Active rectification of 2-V peak-peak 5-KHz AC input by LM7480x-Q1 is shown in Figure 10-3. Fast turn off and quick turn ON of the MOSFET reduces power dissipation in the MOSFET Q1 and active rectification reduces power dissipation in the output hold-up capacitor's ESR by half. Active rectification of 2-V peak-peak 30-KHz AC input is shown in Figure 10-4.



**Figure 10-3. AC Super Imposed Test - 2-V Peak-Peak 5 KHz**




**Figure 10-4. AC Super Imposed Test - 2-V Peak-Peak 30 KHz**


### 10.2.2.3 Input Micro-Short Protection: LV124 E-10

E-10 test specified in LV124 standard checks for immunity of electronic modules to short interruptions in power supply input due to contact issues or relay bounce. During this test (case 2), micro-short is applied on the input for a duration as low as 10  $\mu$ s to several ms. For a functional pass status A, electronic modules are required to run uninterrupted during the E-10 test (case 2) with 100- $\mu$ s duration. Dual-Gate drive architecture of LM7480x-Q1 - DGATE and HGATE - enables to achieve a functional pass status A with optimum hold up capacitance on the output when compared to a single gate drive controller. When input micro-short is applied for 100  $\mu$ s, LM7480x-Q1 quickly turns off MOSFET Q1 by shorting DGATE to ANODE (source of MOSFET) within 0.5 $\mu$ s to prevent the output from discharging and the HGATE remains ON keeping MOSFET Q2 ON, enabling fast recovery after the input short is removed.

Performance of LM74800-Q1 during E10 input power supply interruption test case 2 is shown in Figure 10-5. After the input short is removed, input voltage recovers and MOSFET Q1 is turned back ON within 130  $\mu$ s. Note that dual-gate drive topology allows MOSFET Q2 to remain ON during the test and helps in restoring the input power faster. Output voltage remains unperturbed during the entire duration, achieving functional status A.



**Figure 10-5. Input Micro-Short - LV124 E10 TC 2 100  $\mu$ s**



**Figure 10-6. Input Micro-Short - LV124 E10 TC 2 100  $\mu$ s with HGATE**

## 10.2.3 Detailed Design Procedure

### 10.2.3.1 Design Considerations

**Table 10-1** summarizes the design parameters that must be known for designing an automotive reverse battery protection circuit with overvoltage cut-off. During power up, inrush current through MOSFET Q2 needs to be limited so that the MOSFET operates well within its SOA. Maximum load current, maximum ambient temperature and thermal properties of the PCB determine the  $R_{DS(on)}$  of the MOSFET Q2 and maximum operating voltage determines the voltage rating of the MOSFET Q2. Selection of MOSFET Q2 is determined mainly by the maximum operating load current, maximum ambient temperature, maximum frequency of AC super imposed voltage ripple and ISO 7637-2 pulse 1 requirements. overvoltage threshold is decided based on the rating of downstream DC/DC converter or other components after the reverse battery protection circuit. A single bi-directional TVS or two back-back uni-directional TVS are required to clamp input transients to a safe operating level for the MOSFETs Q1, Q2 and LM7480x-Q1.

### 10.2.3.2 Charge Pump Capacitance VCAP

Minimum required capacitance for charge pump VCAP is based on input capacitance of the MOSFET Q1,  $C_{ISS(MOSFET\_Q1)}$  and input capacitance of Q2  $C_{ISS(MOSFET\_Q2)}$ .

Charge Pump VCAP: Minimum 0.1  $\mu F$  is required; recommended value of VCAP ( $\mu F$ )  $\geq 10 \times (C_{ISS(MOSFET\_Q1)} + C_{ISS(MOSFET\_Q2)})$  ( $\mu F$ )

### 10.2.3.3 Input and Output Capacitance

A minimum input capacitance  $C_{IN}$  of 0.1  $\mu F$  and output capacitance  $C_{OUT}$  of 0.1  $\mu F$  is recommended.

### 10.2.3.4 Hold-Up Capacitance

Usually bulk capacitors are placed on the output due to various reasons such as uninterrupted operation during power interruption or micro-short at the input, hold-up requirements for doing a memory dump before turning of the module and filtering requirements as well. This design considers minimum bulk capacitors requirements for meeting functional status "A" during LV124 E10 test case 2 100- $\mu s$  input interruption. To achieve functional pass status A, acceptable voltage droop in the output of LM7480x-Q1 is based on the UVLO settings of downstream DC-DC converters. For this design, 2.5-V drop in output voltage for 100  $\mu s$  is considered and the minimum hold-up capacitance required is calculated by

$$C_{HOLD\_UP\_MIN} = \frac{I_{LOAD\_MAX}}{dV_{OUT}} \times 100 \mu s \quad (3)$$

Minimum hold-up capacitance required for 2.5-V drop in 100  $\mu s$  is 200  $\mu F$ . Note that the typical application circuit shows the hold-up capacitor as optional because not all designs require hold-up capacitance.

### 10.2.3.5 Overvoltage Protection and Battery Monitor

Resistors  $R_1$ ,  $R_2$  and  $R_3$  connected in series are used to program the overvoltage threshold and battery monitor ratio. The resistor values required for setting the overvoltage threshold  $V_{OV}$  to 37.0 V and battery monitor ratio  $V_{BATT\_MON} : V_{BATT}$  to 1:8 are calculated by solving [Equation 3](#) and [Equation 4](#).

$$V_{OVR} = \frac{R_3}{R_1 + R_2 + R_3} \times V_{OV} \quad (4)$$

$$V_{BAT\_MON} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{BATT} \quad (5)$$

For minimizing the input current drawn from the battery through resistors  $R_1$ ,  $R_2$  and  $R_3$ , it recommended to use higher value of resistance. Using high value resistors will add error in the calculations because the current

through the resistors at higher value will become comparable to the leakage current into the OV pin. Maximum leakage current into the OV pin is 1  $\mu$ A and choosing  $(R_1 + R_2 + R_3) < 120$  k $\Omega$  ensures current through resistors is 100 times greater than leakage through OV pin.

Based on the device electrical characteristics,  $V_{OVR}$  is 1.23 V and battery monitor ratio ( $V_{BATT\_MON} / V_{BATT}$ ) is designed for a ratio of 1/8. To limit  $(R_1 + R_2 + R_3) < 120$  k $\Omega$ , select  $(R_1 + R_2) = 100$  k $\Omega$ . Solving Equation 3 gives  $R_3 = 3.45$  k $\Omega$ . Solving Equation 4 for  $R_2$  using  $(R_1 + R_2) = 100$  k $\Omega$  and  $R_3 = 3.45$  k $\Omega$ , gives  $R_2 = 9.48$  k $\Omega$  and  $R_1 = 90.52$  k $\Omega$ .

Standard 1% resistor values closest to the calculated resistor values are  $R_1 = 90.9$  k $\Omega$ ,  $R_2 = 9.09$  k $\Omega$  and  $R_3 = 3.48$  k $\Omega$ .

### 10.2.4 MOSFET Selection: Blocking MOSFET Q1

For selecting the blocking MOSFET Q1, important electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , the maximum source current through body diode and the drain-to-source ON resistance  $R_{DS(ON)}$ .

The maximum continuous drain current,  $I_D$ , rating must exceed the maximum continuous load current.

The maximum drain-to-source voltage,  $V_{DS(MAX)}$ , must be high enough to withstand the highest differential voltage seen in the application. This would include all the automotive transient events and any anticipated fault conditions. It is recommended to use MOSFETs with  $V_{DS}$  voltage rating of 60 V along with a single bidirectional TVS or a  $V_{DS}$  rating 40-V maximum rating along with two unidirectional TVS connected back-back at the input.

The maximum  $V_{GS}$  LM7480x-Q1 can drive is 14 V, so a MOSFET with 15-V minimum  $V_{GS}$  rating should be selected. If a MOSFET with  $< 15$ -V  $V_{GS}$  rating is selected, a zener diode can be used to clamp  $V_{GS}$  to safe level, but this would result in increased  $I_Q$  current.

To reduce the MOSFET conduction losses, lowest possible  $R_{DS(ON)}$  is preferred, but selecting a MOSFET based on low  $R_{DS(ON)}$  may not be beneficial always. Higher  $R_{DS(ON)}$  will provide increased voltage information to LM7480x-Q1's reverse comparator at a lower reverse current. Reverse current detection is better with increased  $R_{DS(ON)}$ . Choosing a MOSFET with  $< 50$ -mV forward voltage drop at maximum current is a good starting point.

For active rectification of AC super imposed ripple on the battery supply voltage, gate-source charge  $Q_{GS}$  of Q1 must be selected to meet the required AC ripple frequency. Maximum gate-source charge  $Q_{GS}$  (at 4.5-V  $V_{GS}$ ) for active rectification every cycle is

$$Q_{GS\_MAX} = \frac{1.3\text{mA}}{F_{AC\_RIPPLE}} \quad (6)$$

Where 1.3 mA is minimum charge pump current at 7-V  $V_{DGATE}-V_A$ ,  $F_{AC\_RIPPLE}$  is frequency of the AC ripple superimposed on the battery and  $Q_{GS\_MAX}$  is the  $Q_{GS}$  value specified in manufacturer datasheet at 6-V  $V_{GS}$ . For active rectification at  $F_{AC\_RIPPLE} = 30$  KHz,  $Q_{GS\_MAX} = 43$  nC.

Based on the design requirements, BUK7Y4R8-60E MOSFET is selected and its ratings are:

- 60-V  $V_{DS(MAX)}$  and  $\pm 20$ -V  $V_{GS(MAX)}$
- $R_{DS(ON)}$  5.0-m $\Omega$  typical at 5-V  $V_{GS}$  and 2.9-m $\Omega$  rated at 10-V  $V_{GS}$
- MOSFET  $Q_{GS}$  17.4 nC

Thermal resistance of the MOSFET should be considered against the expected maximum power dissipation in the MOSFET to ensure that the junction temperature ( $T_J$ ) is well controlled.

### 10.2.5 MOSFET Selection: Hot-Swap MOSFET Q2

The  $V_{DS}$  rating of the MOSFET Q2 should be sufficient to handle the maximum system voltage along with the input transient voltage. For this 12-V design, transient overvoltage events are during suppressed load dump 35 V 400 ms and ISO 7637-2 pulse 2 A 50 V for 50  $\mu$ s. Further, ISO 7637-2 Pulse 3B is a very fast repetitive pulse of 100 V 100 ns that is usually absorbed by the input and output ceramic capacitors and the maximum voltage on the 12-V battery can be limited to  $< 40$  V the minimum recommended input capacitance of 0.1  $\mu$ F. The 50-V

SO 7637-2 Pulse 2 A can also be absorbed by input and output capacitors and its amplitude could be reduced to 40-V peak by placing sufficient amount of capacitance at input and output. However for this 12-V design, maximum system voltage is 50 V and a 60-V  $V_{DS}$  rated MOSFET is selected.

The VGS rating of the MOSFET Q2 should be higher than that maximum HGATE-OUT voltage 15 V.

Inrush current through the MOSFET during input hot-plug into the 12-V battery is determined by output capacitance. External capacitor on HGATE,  $C_{D\text{VDT}}$  is used to limit the inrush current during input hot-plug or startup. The value of inrush current determined by Equation 2 need to be selected to ensure that the MOSFET Q2 is operating well within its safe operating area (SOA). To limit inrush current to 250 mA, value of  $C_{D\text{VDT}}$  is 10.43 nF, closest standard value of 10.0 nF is chosen.

Duration of inrush current is calculated by

$$dT_{\text{INRUSH}} = \frac{12}{I_{\text{INRUSH}}} \times C_{\text{OUT}} \quad (7)$$

Calculated inrush current duration is 2.36 ms with 250-mA inrush current.

MOSFET BUK7Y4R8-60E having 60-V  $V_{DS}$  and  $\pm 20$ -V  $V_{GS}$  rating is selected for Q2. Power dissipation during inrush is well within the MOSFET's safe operating area (SOA).

### 10.2.6 TVS Selection

A 600-W SMBJ TVS such as SMBJ33CA is recommended for input transient clamping and protection. For detailed explanation on TVS selection for 12-V battery systems, refer to [TVS Selection for 12-V Battery Systems](#).

### 10.2.7 Application Curves




Figure 10-7. Startup 12 V with EN Pulled to VIN




Figure 10-8. Startup 12 V showing Charge Pump VCAP




Figure 10-9. Reverse Input Voltage -14 V




Figure 10-10. Reverse Input Voltage -14 V for 60 s




Figure 10-11. Inrush Current with no Load at Output




Figure 10-12. Inrush Current with 60-Ω Load




Figure 10-13. Hot-Plug into 12 V







Figure 10-14. Output Turn ON with Enable




**Figure 10-15. DGATE Turn ON with Enable**




**Figure 10-16. Turn ON with VCAP ON - EN rising from 0.8 V**




**Figure 10-17. Turn OFF with Enable Control**



**Figure 10-18. Overvoltage Protection**



**Figure 10-19. Overvoltage Recovery**



**Figure 10-20. Turn ON delay - HGATE**




Figure 10-21. Turn OFF Delay - DGATE




Figure 10-22. Turn OFF Delay - HGATE




Figure 10-23. Load Transient 100 mA to 5 A





Figure 10-24. Startup 1-A Load 1 ms After Output Powers Up

### 10.3 200-V Unsuppressed Load Dump Protection Application

Independent gate drive topology of LM74800-Q1 enables to configure the LM74800-Q1 in to provide unsuppressed load dump or surge protection along with reverse battery protection. LM74800-Q1 configured in **common-source topology** to provide 200-V unsuppressed load dump protection with reverse battery protection is Figure 10-25.



**Figure 10-25. Typical Application Circuit - 200-V Unsuppressed Load Dump Protection with Reverse Battery Protection**

#### 10.3.1 Design Requirements for 200-V Unsuppressed Load Dump Protection

**Table 10-2. Design Parameters - 24-V Unsuppressed Load Dump Protection**

| DESIGN PARAMETER                         | EXAMPLE VALUE                                                                                                |
|------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| Operating Input Voltage Range            | 24-V battery, 6 V during cold crank 200-V unsuppressed load lump                                             |
| Output Voltage                           | 6 V during cold crank and 37.0 V during load dump                                                            |
| Output Power                             | 25 W                                                                                                         |
| Output Current Range                     | 2-A Nominal, 2.5-A Peak                                                                                      |
| Input Capacitance                        | 0.1-µF minimum                                                                                               |
| Output Capacitance                       | 0.1-µF minimum, 220-µF typical hold-up capacitance                                                           |
| Overvoltage Cut-Off Threshold            | 37.0 V                                                                                                       |
| Overvoltage Clamp                        | Output clamped between 34.5 V and 37.5 V                                                                     |
| Automotive Transient Immunity Compliance | ISO 7637-2 and ISO 16750-2 including 200-V unsuppressed load dump Pulse 5 A and –600-V 50-Ω ISO-7637 Pulse 1 |

#### 10.3.2 Design Procedure

Load dump transients occurs on loads connected to the alternator when a discharged battery is disconnected from alternator while it is still generating charging current. Load dump amplitude and duration depends on alternator speed and field current into the rotor. The pulse shape and parameter are specified in ISO 7637-2 5A where a 200-V pulse lasts maximum 350 ms on 24-V battery system. Circuit topology and MOSFET ratings are important when designing a 200-V unsuppressed load dump protection circuit using LM74800-Q1. Dual gate drive enables LM74800-Q1 to be configured in common source topology in Figure 10-25 where MOSFET Q1 is used to turn off or clamp output voltage to acceptable safe level and protect the MOSFET Q2 and LM74800-Q1 from 200 V. Note that only the  $V_S$  pin is exposed to 200 V through a 10-kΩ resistor. A 60-V rated zener diode is used to clamp and protect the  $V_S$  pin. Rest of the circuit is not exposed to higher voltage as the MOSFET Q1 can either be turned off completely or output voltage clamped to safe level. MOSFET Q1 selection, input TVS selection and MOSFET Q2 selection for ISO 7637-2 and ISO 16750-2 compliance are discussed in this section.

### 10.3.2.1 Charge Pump Capacitance VCAP

Minimum required capacitance for charge pump VCAP is based on input capacitance of the MOSFET Q1,  $C_{ISS(MOSFET\_Q1)}$  and input capacitance of Q2  $C_{ISS(MOSFET\_Q2)}$ .

Charge Pump VCAP: Minimum 0.1  $\mu\text{F}$  is required; recommended value of VCAP ( $\mu\text{F}$ )  $\geq 10 \times (C_{ISS(MOSFET\_Q1)} + C_{ISS(MOSFET\_Q2)})$  ( $\mu\text{F}$ )

### 10.3.2.2 Input and output capacitance

A minimum input capacitance  $C_{IN}$  of 0.1  $\mu\text{F}$  and output capacitance  $C_{OUT}$  of 0.1  $\mu\text{F}$  is recommended.

### 10.3.2.3 $V_S$ Capacitance, Resistor and Zener Clamp

Minimum of 1- $\mu\text{F}$   $C_{VS}$  capacitance is required. During 200-V load dump, resistor  $R_1$  and zener diode  $D_1$  are used to protect VS pin from exceeding the maximum ratings by clamping  $V_{VS}$  to 60 V. Choosing  $R_1 = 10 \text{ k}\Omega$ , the peak power dissipated in zener diode  $D1 = 60 \text{ V} \times (200 \text{ V} - 60 \text{ V}) / 10 \text{ k}\Omega = 0.840 \text{ W}$  of peak power dissipation. SMA package diode such as BZG03B62-M can handle 840mW peak power dissipation. Peak power dissipated in  $R1 = (200 \text{ V} - 60 \text{ V})^2 / 10 \text{ k}\Omega = 1.96 \text{ W}$ . One 10-k $\Omega$  resistor in 1210 package with 0.5-W DC power rating and 200-V rating can withstand 200 Load Dump for 350 ms.

### 10.3.2.4 Overvoltage Protection and Output Clamp

Resistors  $R_2$  and  $R_3$  connected in series is used to program the overvoltage threshold. Connecting  $R_2$  to VBATT provides overvoltage cut-off and switching the connection to VOUT provides overvoltage clamp. The resistor values required for setting the overvoltage threshold  $V_{OV}$  to 37.0 V is calculated by solving [Equation 7](#).

$$V_{OVR} = \frac{R_3}{R_2 + R_3} \times V_{OV} \quad (8)$$

For minimizing the input current drawn from the battery through resistors  $R_2$  and  $R_3$ , it is recommended to use higher value of resistance. Using high value resistors will add error in the calculations because the current through the resistors at higher value will become comparable to the leakage current into the OV pin. Maximum leakage current into the OV pin is 1  $\mu\text{A}$  and choosing  $(R_2 + R_3) < 120 \text{ k}\Omega$  ensures current through resistors is 100 times greater than leakage through OV pin.

Based on the device electrical characteristics,  $V_{OVR}$  is 1.233V V. To limit  $(R_2 + R_3) < 120 \text{ k}\Omega$ , select  $(R_2) = 100 \text{ k}\Omega$ . Solving [Equation 7](#) gives  $R_3 = 3.45 \text{ k}\Omega$ .

Closest standard 1% resistor values are  $R_2 = 100 \text{ k}\Omega$  and  $R_3 = 3.48 \text{ k}\Omega$ .

### 10.3.2.5 MOSFET Q1 Selection

The  $V_{DS}$  rating of the MOSFET Q1 should be minimum 200 V for a output cutoff design where output can reach 0 V while the load dump transient is present and should be a minimum of 164.5 V when output is clamped to 37 V ( $\pm 1.5 \text{ V}$ ). The  $V_{GS}$  rating is based on HGATE-OUT maximum voltage of 15 V. A 20-V  $V_{GS}$  rated MOSFET is recommended.

Power dissipation on MOSFET Q1 on a design where output is clamped is critical and SOA characteristics of the MOSFET need to be considered with sufficient design margin for reliable operation.


### 10.3.2.6 Input TVS Selection

Two TVS diodes D3 and D4 are required at the input. The breakdown voltage of TVS in the positive side should be higher than the maximum system voltage 200 V. On the negative side clamping, diode D4 is used to clamp ISO 7637-2 pulse 1 and its selection is similar to procedure in [TVS selection for 24-V Battery Systems](#). SMBJ150A for D3 and SMBJ33CA for D4 are recommended.


### 10.3.2.7 MOSFET Q2 Selection

Design requirements for selecting Q2 is similar to MOSFET Q1 selection in [Table 10-1](#) and hence the procedure for selecting MOSFET Q2 is same as outlined in [MOSFET Selection: Blocking MOSFET Q1](#). MOSFET BUK7Y4R8-60E is selected based on the design requirements.


### 10.3.3 Application Curves




**Figure 10-26. Unsuppressed Load Dump 200 V - Output Clamp**




**Figure 10-27. Unsuppressed Load Dump 200 V - Output Cut-off**




**Figure 10-28. ISO 7637-2 Pulse 1 –600 V 50 Ω**



**Figure 10-29. ISO 7637-2 Pulse 1 –600 V 50 Ω**



**Figure 10-30. Power up 12 V - HGATE and Output**



**Figure 10-31. Power up 12 V - DGATE and A**




Figure 10-32. Power up 12 V - Charge Pump VCAP




Figure 10-33. Power up 12 V - DGATE and HGATE

## 10.4 Do's and Don'ts

Leave exposed pad (RTN) of the IC floating. Do not connect it to the GND plane. Connecting RTN to GND disables the Reverse Polarity protection feature.

## 11 Power Supply Recommendations

### 11.1 Transient Protection

When the external MOSFETs turn OFF during the conditions such as overvoltage cut-off, reverse current blocking, EN/UVLO causing an interruption of the current flow, the input line inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device.
- Using large PCB GND plane.
- Use of a Schottky diode across the output and GND to absorb negative spikes.
- A low value ceramic capacitor ( $C_{(IN)}$  to approximately 0.1  $\mu\text{F}$ ) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with [Equation 8](#).


$$V_{\text{spike(Absolute)}} = V_{(IN)} + I_{(Load)} \times \sqrt{\frac{L_{(IN)}}{C_{(IN)}}} \quad (9)$$

where

- $V_{(IN)}$  is the nominal supply voltage
- $I_{(LOAD)}$  is the load current
- $L_{(IN)}$  equals the effective inductance seen looking into the source
- $C_{(IN)}$  is the capacitance present at the input

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during EMC testing such as automotive ISO7637 pulses.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in [Figure 11-1](#)



\* Optional components needed for suppression of transients

**Figure 11-1. Circuit Implementation with Optional Protection Components for LM7480x-Q1**

## 11.2 TVS Selection for 12-V Battery Systems

In selecting the TVS, important specifications are breakdown voltage and clamping voltage. The breakdown voltage of the TVS+ should be higher than 24-V jump start voltage and 35-V suppressed load dump voltage and less than the maximum ratings of LM7480x-Q1 (65 V). The breakdown voltage of TVS- should be beyond than maximum reverse battery voltage –16 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

Clamping voltage is the voltage the TVS diode clamps in high current pulse situations and this voltage is much higher than the breakdown voltage. In the case of an ISO 7637-2 pulse 1, the input voltage goes up to –150 V with a generator impedance of 10  $\Omega$ . This translates to 15 A flowing through the TVS - and the voltage across the TVS would be close to its clamping voltage.

The next criterion is that the absolute maximum rating of cathode to anode voltage of the LM7480x-Q1 (85 V) and the maximum  $V_{DS}$  rating MOSFET are not exceeded. In the design example, 60-V rated MOSFET is chosen and maximum limit on the cathode to anode voltage is 60 V.

During ISO 7637-2 pulse 1, the anode of LM7480x-Q1 is pulled down by the ISO pulse, clamped by TVS- and the MOSFET Q1 is turned off quickly to prevent reverse current from discharging the bulk output capacitors. When the MOSFET turns off, the cathode to anode voltage seen is equal to (TVS Clamping voltage + Output capacitor voltage). If the maximum voltage on output capacitor is 16 V (maximum battery voltage), then the clamping voltage of the TVS- should not exceed,  $(60\text{ V} - 16)\text{ V} = -44\text{ V}$ .

The SMBJ33CA TVS diode can be used for 12-V battery protection application. The breakdown voltage of 36.7 V meets the jump start, load dump requirements on the positive side and 16-V reverse battery connection on the negative side. During ISO 7637-2 pulse 1 test, the SMBJ33CA clamps at –44 V with 12 A of peak surge current as shown in and it meets the clamping voltage  $\leq 44\text{ V}$ .

SMBJ series of TVS' are rated up to 600-W peak pulse power levels and are sufficient for ISO 7637-2 pulses.

## 11.3 TVS Selection for 24-V Battery Systems

For 24-V battery protection application, the TVS and MOSFET in [Figure 10-1](#) needs to be changed to suit 24-V battery requirements.

The breakdown voltage of the TVS+ should be higher than 48-V jump start voltage, less than the absolute maximum ratings of anode and enable pin of LM7480x-Q1 (70 V) and should withstand 65-V suppressed load dump. The breakdown voltage of TVS- should be lower than maximum reverse battery voltage –32 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

During ISO 7637-2 pulse 1, the input voltage goes up to –600 V with a generator impedance of 50  $\Omega$ . This translates to 12-A flowing through the TVS-. The clamping voltage of the TVS- cannot be same as that of 12-V battery protection circuit. Because during the ISO 7637-2 pulse, the Anode to Cathode voltage seen is equal to (- TVS Clamping voltage + Output capacitor voltage). For 24-V battery application, the maximum battery voltage is 32 V, then the clamping voltage of the TVS- should not exceed,  $85\text{ V} - 32\text{ V} = 53\text{ V}$ .

Single bi-directional TVS cannot be used for 24-V battery protection because breakdown voltage for TVS+  $\geq 65\text{V}$ , maximum clamping voltage is  $\leq 53\text{ V}$  and the clamping voltage cannot be less than the breakdown voltage. Two un-directional TVS connected back-back needs to be used at the input. For positive side TVS+, SMBJ58A with the breakdown voltage of 64.4 V (minimum), 67.8 (typical) is recommended. For the negative side TVS-, SMBJ28A with breakdown voltage close to 32 V (to withstand maximum reverse battery voltage –32 V) and maximum clamping voltage of 42.1 V is recommended.

For 24-V battery protection, a 75-V rated MOSFET is recommended to be used along with SMBJ28A and SMBJ58A connected back-back at the input.

## 12 Layout

### 12.1 Layout Guidelines

- For the ideal diode stage, connect A, DGATE and C pins of LM7480x-Q1 close to the MOSFET's SOURCE, GATE and DRAIN pins.
- For the load disconnect stage, connect HGATE and OUT pins of LM7480x-Q1 close to the MOSFET's GATE and SOURCE pins.
- The high current path of for this solution is through the MOSFET, therefore it is important to use thick and short traces for source and drain of the MOSFET to minimize resistive losses.
- The DGATE pin of the LM7480x-Q1 must be connected to the MOSFET GATE with short trace.
- Place transient suppression components close to LM7480x-Q1.
- Place the decoupling capacitor,  $C_{VS}$  close to VS pin and chip GND.
- The charge pump capacitor across CAP and VS pins must be kept away from the MOSFET to lower the thermal effects on the capacitance value.
- Obtaining acceptable performance with alternate layout schemes is possible, however the layout shown in the [Layout Example](#) is intended as a guideline and to produce good results.

### 12.2 Layout Example




Figure 12-1. PCB Layout Example for Common Drain Configuration




Figure 12-2. PCB Layout Example for Common Source Configuration

## 13 Device and Documentation Support

### 13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number          | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|--------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">LM74800QDRRRQ1</a> | Active        | Production           | WSON (DRR)   12 | 3000   LARGE T&R      | Yes         | NIPDAU   NIPDAUAG                    | Level-2-260C-1 YEAR               | -40 to 125   | L74800              |
| LM74800QDRRRQ1.A               | Active        | Production           | WSON (DRR)   12 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | L74800              |
| <a href="#">LM74801QDRRRQ1</a> | Active        | Production           | WSON (DRR)   12 | 3000   LARGE T&R      | Yes         | NIPDAU   NIPDAUAG                    | Level-2-260C-1 YEAR               | -40 to 125   | L74801              |
| LM74801QDRRRQ1.A               | Active        | Production           | WSON (DRR)   12 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | L74801              |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF LM7480-Q1 :

- Catalog : [LM7480](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LM74800QDRRRQ1 | WSO          | DRR             | 12   | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| LM74801QDRRRQ1 | WSO          | DRR             | 12   | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM74800QDRRRQ1 | WSO          | DRR             | 12   | 3000 | 367.0       | 367.0      | 35.0        |
| LM74801QDRRRQ1 | WSO          | DRR             | 12   | 3000 | 367.0       | 367.0      | 35.0        |

## GENERIC PACKAGE VIEW


**DRR 12**

**WSON - 0.8 mm max height**


3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4223490/B




4224874/C 11/2023

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X




SOLDER MASK DETAILS

4224874/C 11/2023

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
82% PRINTED COVERAGE BY AREA  
SCALE: 20X

4224874/C 11/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated