

Technical documentation



Support & training



LM117QML-SP SNVSC12 – APRIL 2021

LM117QML-SP RHA 4.25-V to 41.25-V 3-Terminal Adjustable Regulator

1 Features

- Radiation hardness assured (RHA) up to a total ionizing dose (TID) of 100 krad(Si)
 - High dose rate (HDR) option at 50-300 rad(Si)/s
 - Low dose rate (LDR) option at 10 mrad(Si)/s
- Specified 0.5-A or 1.5-A output current options
- Adjustable output down to 1.2 V
- Current limit constant with temperature
- Output is short-circuit protected

2 Applications


- Satellite electrical power system (EPS)
- Bias supply for PWM controllers

3 Description

The LM117QML-SP 3-terminal positive voltage linear regulator is capable of supplying either 0.5 A or 1.5 A over a 1.2-V to 37-V output range. It is simple to use and requires only two external resistors to set the output voltage.

The regulator is "floating" and sees only the input-tooutput differential voltage, thus enabling supplies of several hundred volts to be regulated as long as the maximum input-to-output differential is not exceeded.

The flight-proven LM117QML-SP offers full overload protection such as current limit, thermal overload protection, and safe area protection. It is exceptionally versatile and can also be used as an adjustable switching regulator, a programmable output regulator, a precision current regulator, and more.



Typical Schematic

For high voltage applications, the LM117HVQML-SP is a pin-to-pin drop-in replacement suitable for up to 60 V. For the negative complement of the LM117QML-SP, see the LM137QML-SP.

Device Information

PART NUMBER ⁽¹⁾	GRADE ⁽²⁾	PACKAGE ⁽³⁾
PART NUMBER	GRADE(=)	PACKAGE
LM117GWRLQMLV	LDR Flight grade QMLV	CFP SOIC (NAC)
5962R9951707VZA	RHA 100 krad(Si)	16 pin
LM117GWRQMLV	HDR Flight grade QMLV	$6.35 \text{ mm} \times 9.91 \text{ mm}$
5962R9951706VZA	RHA 100 krad(Si)	Mass = 0.467 g ⁽⁵⁾
LM117HRLQMLV	LDR	
5962R9951705VXA	Flight grade QMLV RHA 100 krad(Si)	TO-39 (NDT)
LM117HRQMLV	HDR Flight grade OMU	3 pin
5962R9951703VXA	Flight grade QMLV RHA 100 krad(Si)	8.26 mm × 8.26 mm Mass = 1.036 g ⁽⁵⁾
LM117NDT/EM	Engineering samples ⁽⁴⁾	
LM117KRQMLV	HDR	TO-3 (K)
5962R9951704VYA	Flight grade QMLV RHA 100 krad(Si)	2 pin 25.4 mm × 38.94 mm
LM117K/EM	Engineering samples ⁽⁴⁾	Mass = 12.291 g ⁽⁵⁾
LM117H MDE		
5962R9951705V9A	Flight grade QMLV RHA 100 krad(Si)	Die
LM117H MDR	HDR	2.18 mm × 2.36 mm
5962R9951703V9A	Flight grade QMLV RHA 100 krad(Si)	

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) For additional information about part grade, view SLYB235.
- (3) The TI Packaging page can be referenced for additional packing details.
- (4) These units are intended for engineering evaluation only and are processed to a noncompliant flow. Not suitable for qualification, production, radiation testing, or flight use. Not warranted for performance over full MIL specified temperature range (-55°C to 125°C) or operating life.
- (5) Mass is accurate to ±10%.



Table of Contents

1 Features	1
2 Applications 3 Description	
4 Revision History	2
5 Device Comparison Table	3
6 Pin Configurations and Functions	4
7 Specifications	5
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	5
7.5 Electrical Characteristics: 0.5–A I _{OUT} Devices (LM117H, LM117GW)	6
7.6 Parameter Drift: 0.5–A I _{OUT} Devices (LM117H,	
LM117GW)	7
7.7 Electrical Characteristics: 1.5–A I _{OUT} Devices (LM117K)	8
7.8 Parameter Drift: 1.5–A I _{OUT} Devices (LM117K) 7.9 Quality Conformance Inspection	10
7.10 Typical Characteristics	11

8 Detailed Description	.13
8.1 Overview	.13
8.2 Functional Block Diagram	
8.3 Setting Output Voltage	. 14
8.4 External Capacitors	.15
8.5 Load Regulation	.15
8.6 Protection Diodes	
9 Application and Implementation	.17
9.1 Typical Applications	17
10 Power Supply Recommendations	.26
11 Layout	.27
11.1 Layout Guidelines	27
12 Device and Documentation Support	.28
12.1 Device Support	28
12.2 Documentation Support	28
12.3 Receiving Notification of Documentation Updates.	.28
12.4 Support Resources	28
12.5 Trademarks	.28
12.6 Electrostatic Discharge Caution	.28
12.7 Glossary	.28

4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2021	*	Initial Release



5 Device Comparison Table

PART NUMBER	INPUT VOLTAGE RANGE	Ι _{ουτ}	PART NUMBER SUFFIX	PACKAGE	RADIATION TESTING ⁽¹⁾		
		1.5 A	к	TO-3 (K) 2 pin	HDR 100 krad(Si)		
				TO-39 (NDT)	LDR 100 krad(Si)		
				3 pin	HDR 100 krad(Si)		
LM117QML-SP	4.25 V to 41.25 V	0.5.4	Н	Dia	LDR 100 krad(Si)		
		0.5 A		Die	HDR 100 krad(Si)		
					014	CFP SOIC (NAC)	LDR 100 krad(Si)
			GW	16 pin	HDR 100 krad(Si)		
				TO-39 (NDT)	LDR 100 krad(Si)		
			н	3 pin	HDR 100 krad(Si)		
		0.5.4	п	Dia	LDR 100 krad(Si)		
LM117HVQML-SP	4.25 V to 60 V	0.5 A		Die	HDR 100 krad(Si)		
					CFP SOIC (NAC)	LDR 100 krad(Si)	
			GW	16 pin	HDR 100 krad(Si)		
LM137QML-SP	-41.25 V to -4.25 V	1.5 A	Н	TO-39 (NDT) 3 pin	HDR 30 krad(Si)		

(1) The Device Information table can be referenced for information on which part numbers correspond to LDR or HDR options.



6 Pin Configurations and Functions




Figure 6-3. LM117GW NAC Package 16-Pin CFP SOIC Top View

Table 6-1. Pin Functions

	P	IN		I/O	DESCRIPTION
NAME	TO-3	TO-39	CFP SOIC	"0	DESCRIPTION
ADJ	1	2	3	—	Adjust pin
V _{IN}	2	1	5	I	Input voltage pin for the regulator
V _{OUT}	CASE	3, CASE	12	0	Output voltage pin for the regulator
OUTPUT/SENSE	_	_	13	_	Used to sense the output voltage. Must be connected to VOUT for proper operation.
N/C	_	_	1, 2, 4, 6, 7, 8, 9, 10, 11, 14, 15, 16	_	No connection. These pins have no internal connections and may be grounded or left floating. They may also be connected to the board heatsink and used for thermal dissipation.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Power dissipation ⁽²⁾	Internal	Internally limited	
	Input-output voltage differential	-0.3	40	V
T _{stg}	Storage temperature	-65	150	°C
T _{Jmax}	Maximum junction temperature		150	°C
	Lead temperature metal package		300	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} - T_A) / θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2 W for the TO-39 and CFP packages, and 20 W for the TO-3 package.

7.2 ESD Ratings

			VALUE	UNIT	
V (ESD)	Electrostatic discharge	Human-body model (HBM) ^{(1) (2)}	±3000	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) Human body model, 100 pF discharged through a 1.5-k Ω resistor.

7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
T _A	Operating temperature	-55	125	°C
V _{IN}	Input voltage	4.25	41.25	V

7.4 Thermal Information

				PACKAGE		
THERMAL METRIC ⁽¹⁾		TO-3 (K) 2 pin (LM117K)	TO-39 (NDT) 3 pin (LM117H)	CFP SOIC (NAC) 16 pin (LM117GW)	UNIT	
Б	Junction-to-ambient	Still air	39	186	130	°C/W
R _{θJA}	thermal resistance	500 LF/min air flow	14	64	80	C/VV
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		1.9	21	7	°C/W

(1) For more information, see the Semiconductor and IC package thermal metrics application report.

7.5 Electrical Characteristics: 0.5–A I_{OUT} Devices (LM117H, LM117GW)

Over operating temperature range (T = -55° C to 125° C) unless otherwise noted.

	PARAMETER	TEST CONDITIC	DNS ⁽¹⁾	SUBGROUP ⁽²⁾	MIN	MAX	UNIT
				1, 2, 3		1.3	
		V _I = 4.25 V, I _L = -5 mA	25°C Post-radiation	1	1.2	1.35	
				1, 2, 3		1.3	
		V _I = 4.25 V, I _L = -500 mA	25°C Post-radiation	1	1.2	1.35	
Vo	Output voltage			1, 2, 3		1.3	V
		V _I = 41.25 V, I _L = –5 mA	25°C Post-radiation	1	1.2	1.35	
				1, 2, 3		1.3	
		V _I = 41.25V, I _L = -50mA	25°C Post-radiation	1	1.2	1.35	
		V _I = 6.25 V, I _L = –5 mA	125°C	2	1.2	1.3	
			25°C	1	-9	9	
V _{RLine}	Line regulation	$4.25 V \le V_1 \le 41.25 V$,	125°C, –55°C	2, 3	-23	23	mV
		I _L = –5 mA	25°C Post-radiation	1	-25	25	
V _{RLoad}	Load regulation	$V_{I} = 6.25 V,$ -500 mA $\leq I_{L} \leq -5 mA$		1, 2, 3	-12	12	mV
• REOad		$V_{I} = 41.25 V$, -50 mA $\leq I_{L} \leq -5 mA$		1, 2, 3	-12	12	
V _{RTh}	Thermal regulation	V _I = 14.6 V, I _L = -500 mA	25°C	1	-12	12	mV
I _{Adj}	Adjust pin current	V _I = 4.25 V, I _L = –5 mA		1, 2, 3	-100	–15	μA
·Auj		V _I = 41.25 V, I _L = –5 mA		1, 2, 3	-100	–15	P., ,
∆l _{Adj} / Line	Adjust pin current change	$4.25 V \le V_1 \le 41.25 V,$ $I_L = -5 mA$		1, 2, 3	-5	5	μA
∆l _{Adj} / Load	Adjust pin current change	V _I = 6.25 V, –500 mA ≤ I _L ≤ –5 mA		1, 2, 3	-5	5	μA
		V _I = 4.25 V, Forced V _O = 1.4 V		1, 2, 3	-3	-0.5	
l _Q	Minimum load current	V _I = 14.25 V, Forced V _O = 1.4 V		1, 2, 3	-3	-0.5	mA
		V _I = 41.25 V, Forced V _O = 1.4 V		1, 2, 3	-5	-1	
	Output short circuit	V _I = 4.25 V		1, 2, 3	-1.8	-0.5	А
l _{os}	current	V _I = 40 V		1, 2, 3	-0.5	-0.05	~
		V _I = 4.25 V, R _L = 2.5 Ω,		1, 2, 3		1.3	
	Output voltage recovery	$C_{L} = 20 \ \mu F$	25°C Post-radiation	1	1.2	1.35	V
V _O (Recov)				1, 2, 3		1.3	v
		V_{I} = 40 V, R_{L} = 250 Ω	25°C Post-radiation	1	1.2	1.35	
V _{Start}	Voltage start-up	V_{I} = 4.25 V, R _L = 2.5 Ω, C _L = 20 μF, I _L = -500 mA		1, 2, 3	1.2	1.3	V
V _{NO}	Output noise voltage	V _I = 6.25 V, I _L = –50 mA	25°C	7		120	μV_{RMS}
ΔV _O / ΔV _I	Line transient response	$V_{I} = 6.25 \text{ V}, \Delta V_{I} = 3 \text{ V},$ $I_{L} = -10 \text{ mA}$	25°C	7		6	mV/V

7.5 Electrical Characteristics: 0.5–A I_{OUT} Devices (LM117H, LM117GW) (continued)

O		
Over operating temperature	e range (1 = -55°C to 125	5°C) unless otherwise noted.

	PARAMETER	TEST CONDITIO	SUBGROUP ⁽²⁾	MIN	MAX	UNIT	
ΔV_{O} / ΔI_{L}	Load transient response	$V_{I} = 6.25V, \Delta I_{L} = -200 \text{ mA},$ $I_{L} = -50 \text{ mA}$	25°C	7		0.6	mV/mA
ΔV _I / ΔV _O	Ripple rejection	V _I = 6.25 V, I _L = –125 mA, E _I = 1 V _{RMS} at <i>f</i> = 2400 Hz	25°C	4	65		
			25°C Post-radiation	4	60		dB

(1) Pre- and post-irradiation limits are identical for the parameters above unless specified by the test conditions.

(2) For subgroup definitions, see Quality Conformance Inspection table.

7.6 Parameter Drift: 0.5–A I_{OUT} Devices (LM117H, LM117GW)

The following deltas are for Group C (Life Test). Data is measured at 25°C.

	PARAMETER	TEST CONDITIONS	SUBGROUP ⁽¹⁾	MIN	MAX	UNIT	
		$V_{I} = 4.25 V, I_{L} = -5 mA$	1	-0.01	0.01		
M	Output voltage	V_{I} = 4.25 V, I_{L} = -500 mA	1	-0.01	0.01	V	
Vo	Output voltage	V _I = 41.25 V, I _L = -5 mA 1		-0.01	0.01	v	
		V _I = 41.25 V, I _L = -50 mA	1	-0.01	0.01		
V _{RLine}	Line regulation	$4.25 V \le V_1 \le 41.25 V$, $I_L = -5 mA$	1	-4.0	4.0	mV	
1	Adjust pin current	$V_{I} = 4.25 V, I_{L} = -5 mA$	1	-10	10		
l _{Adj}	Adjust pin current	V _I = 41.25 V, I _L = -5 mA	1	-10	10	μA	
V _O (Recov)	Output voltage recovery	V_{I} = 4.25 V, R _L = 2.5 Ω, C _L = 20 μF	1	-0.01	0.01	V	
		V_{I} = 40 V, R_{L} = 250 Ω	1	-0.01	0.01		

(1) For subgroup definitions, see Quality Conformance Inspection table.



7.7 Electrical Characteristics: 1.5–A I_{OUT} Devices (LM117K)

Over operating temperature range (T = -55° C to 125° C) unless otherwise noted.

	PARAMETER	TEST CONDITIO	NS ⁽¹⁾	SUBGROUP ⁽²⁾	MIN	MAX	UNIT	
				1, 2, 3		1.3		
		V _I = 4.25 V, I _L = -5 mA	25°C Post-radiation	1	1.2	1.35		
	Output voltage			1, 2, 3		1.3		
		$V_{I} = 4.25 V, I_{L} = -1.5 A$	25°C Post-radiation	1	1.2	1.35		
Vo				1, 2, 3		1.3	V	
		V _I = 41.25 V, I _L = -5 mA	25°C Post-radiation	1	1.2	1.35		
				1, 2, 3		1.3		
		V _I = 41.25 V, I _L = -200 mA	25°C Post-radiation	1	1.2	1.35		
		V _I = 6.25 V, I _L = –5 mA	125°C	2	1.2	1.3		
			25°C	1	-9	9		
V _{RLine}	Line regulation	4.25 V ≤ V _I ≤ 41.25 V,	125°C, –55°C	2, 3	-23	23	mV	
* RLINe	Ŭ	I _L = –5 mA	25°C Post-radiation	1	-25	25		
			25°C	1	-3.5	3.5		
		V _I = 6.25 V,	125°C, –55°C	2, 3	-12	12		
.,	Load regulation	–1.5 A ≤ I _L ≤ –5 mA	25°C Post-radiation	1	-7	7		
V _{RLoad}			25°C	1	-3.5	3.5	mV	
		V _I = 41.25 V,	125°C, –55°C	2, 3	-12	12		
		–200 mA ≤ I _L ≤ –5 mA	25°C Post-radiation	1	-7	7		
V _{RTh}	Thermal regulation	V _I = 14.6 V, I _L = -1.5 A	25°C	1	-12	12	mV	
I	Adjust pin current	V _I = 4.25 V, I _L = –5 mA		1, 2, 3	-100	-15	μA	
l _{Adj}		V _I = 41.25 V, I _L = -5 mA		1, 2, 3	-100	–15	μΑ	
ΔI _{Adj} / Line	Adjust pin current change	$4.25 V \le V_1 \le 41.25 V$, $I_L = -5 mA$		1, 2, 3	-5	5	μA	
ΔI _{Adj} / Load	Adjust pin current change	$V_{I} = 6.25 V,$ -1.5 A $\leq I_{L} \leq -5 mA$		1, 2, 3	-5	5	μA	
		V _I = 4.25 V, Forced V _O = 1.4 V		1, 2, 3	-3	-0.2		
IQ	Minimum load current	V _I = 14.25 V, Forced V _O = 1.4 V		1, 2, 3	-3	-0.2	mA	
		V _I = 41.25 V, Forced V _O = 1.4 V		1, 2, 3	-5	-0.2		
	Output short circuit	V ₁ = 4.25 V		1, 2, 3	-3.5	-1.5	А	
l _{os}	current	V ₁ = 40 V		1, 2, 3	-1	-0.18	А	

7.7 Electrical Characteristics: 1.5–A I_{OUT} Devices (LM117K) (continued)

Over operating temperature range (T = -55° C to 125° C) unless otherwise noted.

	PARAMETER	TEST CONDITIO	NS ⁽¹⁾	SUBGROUP ⁽²⁾	MIN	MAX	UNIT	
				1, 2, 3		1.3		
	Output veltage recovery	V_{I} = 4.25 V, R _L = 0.833 Ω, C _L = 20 μF	25°C Post-radiation	1	1.2	1.35	V	
V _O (Recov)	Output voltage recovery			1, 2, 3		1.3		
		$V_{I} = 40 V, R_{L} = 250 \Omega$	25°C Post-radiation	1	1.2	1.35		
V _{Start}	Voltage start-up			1, 2, 3	1.2	1.3	V	
V _{NO}	Output noise voltage	V _I = 6.25 V, I _L = -100 mA	25°C	7		120	μV_{RMS}	
ΔV _O / ΔV _I	Line transient response	$V_{I} = 6.25 V, \Delta V_{I} = 3 V,$ $I_{L} = -10 mA$	25°C	7		18	mV	
ΔV_{O} / ΔI_{L}	Load transient response	$V_{I} = 6.25 V, \Delta I_{L} = -400 mA, I_{L} = -100 mA$	25°C	7		120	mV	
		V = 6.25 V = 500 mA	25°C	4	65			
$\Delta V_{I} / \Delta V_{O}$		V _I = 6.25 V, I _L = –500 mA, E _I = 1 V _{RMS} at <i>f</i> = 2400 Hz	25°C Post-radiation	4	60		dB	

(1) Pre- and post-irradiation limits are identical for the parameters above unless specified by the test conditions.

(2) For subgroup definitions, see Quality Conformance Inspection table.

7.8 Parameter Drift: 1.5–A I_{OUT} Devices (LM117K)

The following deltas are for Group C (Life Test). Data is measured at 25°C.

	PARAMETER	TEST CONDITIONS	SUBGROUP (1)	MIN	MAX	UNIT	
		V _I = 4.25 V, I _L = -5 mA	1	-0.01	0.01		
Vo	Output voltage	V _I = 4.25 V, I _L = -1.5 A	1	-0.01	0.01	V	
		V _I = 41.25 V, I _L = -5 mA	1	-0.01	0.01	v	
		V _I = 41.25 V, I _L = -200 mA	1	-0.01	0.01		
V _{RLine}	Line regulation	$4.25 \text{ V} \le \text{V}_{\text{I}} \le 41.25 \text{ V},$ $\text{I}_{\text{L}} = -5 \text{ mA}$	1	-4.0	4.0	mV	
1	Adjust pip surrent	V _I = 4.25 V, I _L = -5 mA	1	-10	10		
l _{Adj}	Adjust pin current	V _I = 41.25 V, I _L = -5 mA	1	-10	10	μA	
V _O (Recov)	Output voltage recovery	V_1 = 4.25 V, R _L = 0.833 Ω, C _L = 20 μF	1	-0.01	0.01	V	
		V_{I} = 40 V, R_{L} = 250 Ω	1	-0.01	0.01		

(1) For subgroup definitions, see Quality Conformance Inspection table.



7.9 Quality Conformance Inspection


MIL-STD-883, Method 5005 - Group A

SUBGROUP	DESCRIPTION	TEMP (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55



7.10 Typical Characteristics

Output capacitor = 0 µF unless otherwise noted




11



7.10 Typical Characteristics (continued)

Output capacitor = 0 µF unless otherwise noted





8 Detailed Description

8.1 Overview

The LM117QML-SP 3-terminal positive voltage linear regulator is capable of supplying either 0.5 A or 1.5 A over a 1.2-V to 37-V output range. It is simple to use and requires only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators.

The regulator is "floating" and sees only the input-to-output differential voltage, thus enabling supplies of several hundred volts to be regulated as long as the maximum input-to-output differential is not exceeded (i.e. don't short circuit the output).

The LM117QML-SP offers full overload protection such as current limit, thermal overload protection, and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.

Typically, no capacitors are needed unless the device is situated more than 6 in from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3-terminal regulators.

This device makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment pin and output it can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2 V where most loads draw little current.

8.2 Functional Block Diagram




Figure 8-1. Functional Block Diagram




Figure 8-2. Simplified Device Schematic

8.3 Setting Output Voltage

In operation, the LM117 develops a nominal 1.25-V reference voltage, V_{REF} , between the output and adjustment terminal. The reference voltage is expressed across R1 and, since the voltage is constant, a constant current I₁ then flows through R2, giving an output voltage found by using Equation 1.

$$V_{OUT} = V_{REF} \left(1 + \frac{R2}{R1}\right) + I_{ADJ}R2$$

$$(1)$$

$$V_{IN} \xrightarrow{ADJ} V_{REF} \xrightarrow{R1} V_{0UT}$$

Since the 100- μ A current from the adjustment terminal represents an error term, the LM117 was designed to minimize I_{ADJ} and make it relatively constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

To mitigate the requirement for an added load to sink the required output current, the resistor divider may be selected so that it alone can sink the largest specified output load current of 5 mA. This has the additional benefit of minimizing the I_{ADJ} error term (which varies over temperature).



8.4 External Capacitors

An input bypass capacitor is recommended. A $0.1-\mu$ F ceramic disc or $1-\mu$ F solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used but the above values will minimize the possibility of problems.

The adjustment terminal can be bypassed to ground on the LM117 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a 10- μ F bypass capacitor 80-dB ripple rejection is obtainable at any output level. Increases over 10 μ F do not appreciably improve the ripple rejection at frequencies above 120 Hz. If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device (see Section 8.6).

In general, the best type of capacitors to use are solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about 25 μ F in aluminum electrolytic to equal 1- μ F solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies; but some types have a large decrease in capacitance at frequencies around 0.5 MHz. For this reason, 0.01- μ F disc may seem to work better than a 0.1- μ F disc as a bypass.

Although the LM117 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF. A 1- μ F solid tantalum (or 25- μ F aluminum electrolytic) on the output swamps this effect and insures stability. Any increase of the load capacitance larger than 10 μ F will merely improve the loop stability and output impedance.

8.5 Load Regulation

The LM117 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually 240 Ω) should be tied directly to the output (case) of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15-V regulator with 0.05- Ω resistance between the regulator and load will have a load regulation due to line resistance of 0.05 $\Omega \times I_L$. If the set resistor is connected near the load the effective line resistance will be 0.05 Ω (1 + R2 / R1) or in this case, 11.5 times worse.

Figure 8-3 shows the effect of resistance between the regulator and 240- Ω set resistor.




Figure 8-3. Regulator With Line Resistance in Output Lead

With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the case. However, with the TO-39 package, care should be taken to minimize the wire length of the output lead. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.


8.6 Protection Diodes

When external capacitors are used with an IC regulator, it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most $10-\mu$ F capacitors have low enough internal series resistance to deliver 20-A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.



When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of V_{IN} . In the LM117, this discharge path is through a large junction that is able to sustain 15-A surge. This is not true of all types of positive regulators. For output capacitors of 25 μ F or less, there is generally no need to use diodes.

The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when *either* the input or output is shorted. Internal to the LM117 is a 50- Ω resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and 10- μ F capacitance. Figure 8-4 shows an LM117 with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.



D1 protects against C1 (such as due to a VIN short)

D2 protects against C2 (such as due to a VOUT short)

Figure 8-4. Regulator With Protection Diodes




9 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Typical Applications




*Min. output ≊ 1.2 V

Figure 9-1. 5-V Logic Regulator With Electronic Shutdown*








†Solid tantalum


*Discharges C1 if output is shorted to ground

Figure 9-3. Adjustable Regulator With Improved Ripple Rejection











‡Optional, improves ripple rejection
†Solid tantalum
*Minimum load current = 30 mA







Full output current not available at high input-output voltages








Figure 9-7. Power Follower






†Solid tantalum *Lights in constant current mode

Figure 9-8. 5-A Constant Voltage/Constant Current Regulator










*Specified load current requirement ≈ 5 mA













†Solid tantalum

*Core—Arnold A-254168-2 60 turns












Figure 9-13. 4-A Switching Regulator With Overload Protection















(Compared to LM117's higher current limit)

—At 50 mA output only $\frac{3}{4}$ volt of drop occurs in R₃ and R₄





*All outputs within ±100 mV †Minimum load = 10 mA

Figure 9-17. Adjusting Multiple On-Card Regulators With Single Control*






Figure 9-18. AC Voltage Regulator






Use of R_S allows low charging rates with fully charged battery.

Figure 9-19. 12-V Battery Charger
















Full output current not available at high input-output voltages

*Needed if device is more than 6 in from filter capacitors.

 \pm Optional, improves transient response. Output capacitors in the range of 1 μ F to 1000 μ F of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.

$$\dagger \dagger V_{OUT} = 1.25V \left(1 + \frac{R2}{R1}\right) + I_{ADJ}(R_2)$$






*Sets peak current (0.6 A for 1 Ω)

**The 1000 μF is recommended to filter out input transients

Figure 9-23. Current Limited 6-V Charger



*Sets maximum V_{OUT}





10 Power Supply Recommendations

The input supply to the LM117QML-SP must be kept at a voltage level such that its maximum input to output differential voltage is not exceeded. The minimum dropout voltage must also be met with extra headroom when possible to keep the LM117QML-SP in regulation. An input capacitor is recommended, especially when the input pin is located more than 6 in away from the power supply source. For more information regarding capacitor selection, refer to External Capacitors.



11 Layout

11.1 Layout Guidelines

Ensure wide enough traces for those carrying the load current in order to reduce the amount of parasitic trace inductance. Keep the feedback loop from VOUT to ADJ as short as possible. To improve PSRR, a bypass capacitor can be placed at the ADJ pin and must be located as close as possible to the IC. In cases when VIN shorts to ground, an external diode must be placed from VOUT to VIN to divert the surge current from the output capacitor and protect the IC. Similarly, in cases when a large bypass capacitor is placed at the ADJ pin and VOUT shorts to ground, an external diode must be placed from ADJ to VOUT to provide a path for the bypass capacitor to discharge. These diodes must be placed close to the corresponding LM117QML-SP pins to increase their effectiveness.



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- 1. LM117xRLQMLV ELDRS Report
- 2. LM117QML-SP SMD 5962R9951707VZA
- 3. High Reliability Part Numbering System
- 4. Applications for an Adjustable IC Power Regulator
- 5. Improving Power Supply Reliability with IC Power Regulators
- 6. A New Production Technique for Trimming Voltage Regulators
- 7. LDO basics: capacitor vs. capacitance
- 8. LDO Basics: Preventing reverse current

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962R9951703V9A	Active	Production	DIESALE (Y) 0	42 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
5962R9951703VXA	Active	Production	TO (NDT) 3	20 JEDEC TRAY (5+1)	-	Call TI	Call TI	-55 to 125	LM117HRQMLV 5962R9951703VXA Q ACO 5962R9951703VXA Q >T
5962R9951704VYA	Active	Production	TO (K) 2	50 JEDEC TRAY (5+1)	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117KRQMLV 5962R99517 04VYA Q ACO 04VYA Q >T
5962R9951705V9A	Active	Production	DIESALE (Y) 0	42 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
5962R9951705VXA	Active	Production	TO (NDT) 3	20 JEDEC TRAY (5+1)	-	Call TI	Call TI	-55 to 125	LM117HRLQMLV 5962R9951705VXA Q ACO 5962R9951705VXA Q >T
5962R9951706VZA	Active	Production	CFP (NAC) 16	88 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117GWR QMLV Q 5962R99517 06VZA ACO 06VZA >T
5962R9951707VZA	Active	Production	CFP (NAC) 16	88 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117GWRL QMLV Q 5962R99517 07VZA ACO 07VZA >T
LM117GWRLQMLV	Active	Production	CFP (NAC) 16	88 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117GWRL QMLV Q 5962R99517 07VZA ACO 07VZA >T
LM117GWRQMLV	Active	Production	CFP (NAC) 16	88 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117GWR QMLV Q 5962R99517 06VZA ACO 06VZA >T

29-May-2025

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM117GWRQMLV.A	Active	Production	CFP (NAC) 16	88 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117GWR QMLV Q 5962R99517 06VZA ACO 06VZA >T
LM117H MDE	Active	Production	DIESALE (Y) 0	42 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
LM117H MDR	Active	Production	DIESALE (Y) 0	42 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
LM117H-MDR.A	Active	Production	DIESALE (Y) 0	42 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
LM117HRLQMLV	Active	Production	TO (NDT) 3	20 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117HRLQMLV 5962R9951705VXA (ACO 5962R9951705VXA (>T
LM117HRQMLV	Active	Production	TO (NDT) 3	20 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117HRQMLV 5962R9951703VXA (ACO 5962R9951703VXA (>T
LM117HRQMLV.A	Active	Production	TO (NDT) 3	20 JEDEC TRAY (5+1)	-	Call TI	Call TI	-55 to 125	LM117HRQMLV 5962R9951703VXA ACO 5962R9951703VXA >T
LM117K/EM	Active	Production	TO (K) 2	50 JEDEC TRAY (5+1)	Yes	Call TI	Level-1-NA-UNLIM	25 to 25	LM117K/EM EVAL ONLY T
LM117KRQMLV	Active	Production	TO (K) 2	50 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117KRQMLV 5962R99517 04VYA Q ACO 04VYA Q >T
LM117KRQMLV.A	Active	Production	TO (K) 2	50 JEDEC TRAY (5+1)	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117KRQMLV 5962R99517 04VYA Q ACO 04VYA Q >T
LM117NDT/EM	Active	Production	TO (NDT) 3	20 JEDEC TRAY (5+1)	-	Call TI	Call TI	25 to 25	LM117NDT/EM EVAL ONLY

⁽¹⁾ **Status:** For more details on status, see our product life cycle.



www.ti.com

29-May-2025

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM117QML-SP :

• Military : LM117QML

NOTE: Qualified Version Definitions:

Military - QML certified for Military and Defense Applications


Texas **INSTRUMENTS**

www.ti.com

TRAY



PACKAGE MATERIALS INFORMATION



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
5962R9951703VXA	NDT	TO-CAN	3	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
5962R9951704VYA	К	TO-CAN	2	50	9 X 6	NA	292.1	215.9	25654	3.87	22.3	25.4
5962R9951705VXA	NDT	TO-CAN	3	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
LM117HRLQMLV	NDT	TO-CAN	3	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
LM117HRQMLV	NDT	TO-CAN	3	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
LM117HRQMLV.A	NDT	TO-CAN	3	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
LM117K/EM	К	TO-CAN	2	50	9 X 6	NA	292.1	215.9	25654	3.87	22.3	25.4
LM117KRQMLV	К	TO-CAN	2	50	9 X 6	NA	292.1	215.9	25654	3.87	22.3	25.4
LM117KRQMLV.A	К	TO-CAN	2	50	9 X 6	NA	292.1	215.9	25654	3.87	22.3	25.4
LM117NDT/EM	NDT	TO-CAN	3	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54

* 11 die onoiono ominal 23-May-2025


K0002A



PACKAGE OUTLINE

TO-CAN - 7.747 mm max height

TRANSISTOR OUTLINE



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

This drawing is subject to change without notice.
 Leads not to be bent greater than 15°.




NAC0016A



PACKAGE OUTLINE

CFP - 2.33mm max height

CERAMIC FLATPACK



NOTES:

- Controlling dimension is Inch. Values in [] are milimeters. Dimensions in () for reference only.
 For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the
- Texas Instruments website 3. Lead 1 identification shall be:
- a) A notch or other mark within this area
- b) A tab on lead 1, either side
- 4. No JEDEC registration as of December 2021




NAC0016A

EXAMPLE BOARD LAYOUT

CFP - 2.33mm max height


CERAMIC FLATPACK





	REVISIONS										
REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D							
Α	RELEASE TO DOCUMENT CONTROL	2197879	12/30/2021	TINA TRAN / ANIS FAUZI							
В	NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE;	2198832	02/15/2022	K. SINCERBOX							
С	.387±.003 WAS .39000±.00012;	2200917	08/08/2022	D. CHIN / K. SINCERBOX							

SCALE	size A	4215108	REV C	PAGE 4 of 4
		• •		





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated