

ISO7231C-Q1 High Speed, Triple Digital Isolators

1 Features

- Qualified for automotive applications
- 25Mbps signaling rate options
 - Low channel-to-channel output skew
 - Low pulse-width distortion (PWD)
 - Low jitter content; 1ns typical at 25Mbps
- Typical 25-year life at rated working voltage (see Isolation Lifetime Projection)
- 4kV ESD protection
- Operate with 3.3V or 5V supplies
- -40°C to 125°C operating range
- Safety-Related Certifications
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 component recognition program
 - IEC 61010-1, IEC 62368-1 certifications

2 Applications

- **Factory Automation**
 - Modbus
 - Profibus™
 - DeviceNet™ Data Buses
- Computer Peripheral Interface
- Servo Control Interface
- **Data Acquisition**

3 Description

The ISO7231C-Q1 are triple-channel digital isolators with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by TI's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7231C-Q1 has two channels in one direction and one channel in opposition. These devices have an active-high output enable that when driven to a low level, places the output in a high-impedance state.

The ISO7231C-Q1 have TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2ns in duration from being passed to the output of the device.

In each device, a periodic update pulse is sent across the isolation barrier to provide the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (Contact TI for a logic low failsafe option).

These devices require two supply voltages of 3.3V, 5V, or any combination. All inputs are 5V tolerant when supplied from a 3.3V supply and all outputs are 4mA CMOS. These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.

Table 3-1. Package Information

DEVICE	PACKAGE ⁽¹⁾	BODY SIZE (NOM)	PACKAGE SIZE ⁽²⁾
ISO7231C-Q1	DW (SOIC, 16)	10.30mm × 7.50mm	10.30mm × 10.30mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.




Figure 3-1. ISO7231C-Q1



Table of Contents

1 Features2 Applications	
3 Description	1
4 Specifications	
4.1 Absolute Maximum Ratings	3
4.2 ESD Ratings	3
4.3 Recommended Operating Conditions	
4.4 Thermal Characteristics	3
4.5 Power Ratings	4
4.6 Insulation Specifications	4
4.7 Safety-Related Certifications	4
4.8 Safety Limiting Values	5
4.9 Electrical Characteristics: V _{CC1} and V _{CC2} at 3.3	
V Operation	5
4.10 Electrical Characteristics: V_{CC1} and V_{CC2} at 5-V	
	6
4.11 Electrical Characteristics: V _{CC1} at 3.3-V, V _{CC2}	
at 5-V Operation	6
4.12 Electrical Characteristics: V _{CC1} at 5-V, V _{CC2} at	
3.3-V Operation	7
4.13 Switching Characteristics: V_{CC1} and V_{CC2} at	
3.3-V Operation	8
4.14 Switching Characteristics: V _{CC1} and V _{CC2} at 5-	
V Operation	8
4.15 Switching Characteristics: V _{CC1} at 3.3-V and	
V _{CC2} at 5-V Operation	9

9 Revision History	
8.6 Glossary	
8.5 Electrostatic Discharge Caution	
8.4 Trademarks	
8.2 Receiving Notification of Documentation Updat 8.3 Support Resources	
8.1 Documentation Support	
8 Device and Documentation Support	
7.4 Layout	
7.3 Power Supply Recommendations	
7.2 Typical Application	
7.1 Application Information	
7 Application and Implementation	16
6.4 Device Functional Modes	15
6.3 Feature Description	
6.2 Function Block Diagram	14
6.1 Overview	
6 Detailed Description	
5 Parameter Measurement Information	
4.17 Typical Characteristics	
3.3-V Operation	
4.16 Switching Characteristics: V _{CC1} at 5-V, V _{CC2} a	at



4 Specifications

4.1 Absolute Maximum Ratings

See(1)

				VALUE	UNIT
V_{CC}	Supply voltage	²⁾ , V _{CC1} , V _{CC2}		-0.5 to 6	V
VI	Voltage at IN, OUT, EN		-0.5 to 6	V	
Io	Output current			±15	mA
ESD	Electrostatic	Human Body Model	All pins	±4	kV
		Field-Induced-Charged Device Model	All pills	±1	l KV
T _J	Γ _J Maximum junction temperature			150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

4.2 ESD Ratings

			VALUE	UNIT
Electrostatic	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	V
V _(ESD)	discharge ⁽³⁾	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

4.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾ , V _{CC1} , V _{CC2}	3.15		5.5	V
I _{OH}	High-level output current	-4			mA
I _{OL}	Low-level output current			4	mA
t _{ui}	Input pulse width	40			ns
1/t _{ui}	Signaling rate	0	30 ⁽¹⁾	25	Mbps
V _{IH}	High-level input voltage (IN) (EN on all devices)	2		V _{CC}	V
V _{IL}	Low-level input voltage (IN) (EN on all devices)	0		0.8	V
T _A	Operating free-air temperature	-40		125	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

- (1) Typical signaling rate under ideal conditions at 25°C.
- (2) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

4.4 Thermal Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Low-K Thermal Resistance ⁽¹⁾		168		°C/W
θ_{JA}		High-K Thermal Resistance		68.6		C/VV
θ_{JB}	Junction-to-Board Thermal Resistance			33.5		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			33.9		°C/W

1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.



4.5 Power Ratings

 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$, $T_J = 150 \text{C}$, $C_L = 15 \text{ pF}$, Input a 25 Mbps 50% duty cycle square wave

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Device power dissipation, ISO723x				220	mW

4.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			-
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.008	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	400	V
	Material group		II	
		Rated mains voltage ≤150 V _{RMS}	I-IV	
	Overvoltage category	Rated mains voltage ≤300 V _{RMS}	1-111	
		Rated mains voltage ≤400 V _{RMS}	I-II	
DIN EN	IEC 60747-17 (VDE 0884-17): ⁽²⁾			<u> </u>
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V _{PK}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} t = 60 s (qualification), t = 1 s (100% production)	4000	V _{PK}
		Method a: After I/O safety test subgroup 2/3, V_{ini} = V_{IOTM} , t_{ini} = 60 s; $V_{pd(m)}$ = 1.2 × V_{IORM} , t_m = 10 s	≤5	
q _{pd}	Apparent charge ⁽³⁾	Method a: After environmental tests subgroup 1, V_{ini} = V_{IOTM} , t_{ini} = 60 s; $V_{pd(m)}$ = 1.3 × V_{IORM} , t_m = 10 s	≤5	рС
Чра	7 ppure in Grunge	Method b: At routine test (100% production); Vini = 1.2 x VIOTM, tini = 1s; Vpd(m) = 1.5 x VIORM, tm = 1s (method b1) or Vpd(m) = Vini, tm = tini (method b2)	o 1, V _{ini} = ≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V _{IO} = 0.4 x sin (2πft), f = 1 MHz	1	pF
		V _{IO} = 500 V, T _A = 25°C	>10 ¹²	
R _{IO}	Isolation resistance, input to output ⁽⁴⁾	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	'			
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 2500 \ V_{RMS}, t = 60 \ s \ (qualification); V_{TEST} = 1.2 \times V_{ISO} = 3000 \ V_{RMS}, t = 1 \ s \ (100\% \ production)$	2500	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device

4.7 Safety-Related Certifications

VDE	CSA	UL
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)		Plan to certify according to UL 1577 Component Recognition Program
Certificate planned	Certificate planned	Certificate planned

Submit Document Feedback

4.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	// <u></u>	R _{0JA} = 212°C/W, V _I = 5.5 V, T _J = 170°C, T _A = 25°C,			124	
Is	Safety input, output, or supply current	see Thermal Characteristics $R_{\theta JA} = 212^{\circ}C/W, V_{I} = 3.6 \text{ V}, T_{J} = 170^{\circ}C, T_{A} = 25^{\circ}C, \text{see}$			190	mA
T _S	Safety temperature	Thermal Characteristics			150	°C

⁽¹⁾ The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

4.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V Operation

over recommended operating conditions (unless otherwise noted)(1)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT			·			
	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		4.5	7	mA
I _{CC1}	1307231C-Q1	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		6.5	11	IIIA
Li.	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		8	12	mA
I _{CC2}	1507231C-Q1	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		10.5	16	MA
ELECTR	RICAL CHARACTERISTICS			·			
I _{OFF}	Sleep mode output current		EN at 0 V, single channel		0		μΑ
.,	High lavel automiticality and		I _{OH} = -4 mA, See Figure 5-1	V _{CC} - 0.4			V
V _{OH}	High-level output voltage		I _{OH} = –20 μA, See Figure 5-1	V _{CC} - 0.1			V
\/	Low-level output voltage		I _{OL} = 4 mA, See Figure 5-1			0.4	V
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 5-1			0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		IN from 0 V or V _{CC}			10	
I _{IL}	Low-level input current		IN HOLLO A OL ACC	-10			μA
Cı	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin(2\pi ft)$, $f=2MHz$		2		pF
CMTI	Common-mode transient imm	unity	V _I = V _{CC} or 0 V, See Figure 5-4	25	50		kV/µs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.



4.10 Electrical Characteristics: V_{CC1} and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)(1)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT			<u> </u>			
	10072240 04	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		6.5		A
I _{CC1}	ISO7231C-Q1	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		11	17	mA
	10072240 04	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		13	20	
I _{CC2}	ISO7231C-Q1 25 Mbps		EN ₁ at 3 V, EN ₂ at 3 V		17.5	27	mA
ELECTR	ICAL CHARACTERISTICS					•	
I _{OFF}	Sleep mode output current	i	EN at 0 V, Single channel		0		μA
\ /	High-level output voltage		I _{OH} = –4 mA, See Figure 5-1	V _{CC} - 0.8			V
V _{OH}			I _{OH} = –20 μA, See Figure 5-1	V _{CC} - 0.1		v	
	Law lavel autaut valtage		I _{OL} = 4 mA, See Figure 5-1			0.4	V
V_{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 5-1			0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		INI from O.V.to.V.			10	
I _{IL}	Low-level input current		IN from 0 V to V _{CC}	-10			μA
Cı	Input capacitance to groun	d	IN at V _{CC} , V _I = 0.4 sin (2πft), f=2MHz		2		pF
CMTI	Common-mode transient in	mmunity	V _I = V _{CC} or 0 V, See Figure 5-4	25	50		kV/µs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

4.11 Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)(1)

	PARAMETE	R	TEST CONDITI	TEST CONDITIONS			MAX	UNIT
SUPPLY	CURRENT						<u>'</u>	
	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,	V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V,		4.5	7	mA
I _{CC1}	1307231C-Q1	25 Mbps	EN ₂ at 3 V			6.5	11	IIIA
	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,	, EN ₁ at 3 V,		13	20	mA
ISO7231C-Q1 25 Mbps E		EN ₂ at 3 V	EN ₂ at 3 V		17.5	27	MA	
ELECTR	RICAL CHARACTERIS	TICS						
I _{OFF}	Sleep mode output	current	EN at 0 V, Single channel	EN at 0 V, Single channel		0		μA
		ISO7230C-Q		ISO7230C-Q1	V _{CC} - 0.4			
V_{OH}	High-level output v	oltage	I _{OH} = –4 mA, See Figure 5-1	ISO7231C-Q1 (5-V side)	V _{CC} - 0.8			V
			I _{OH} = –20 μA, See Figure 5-1		V _{CC} - 0.1			
.,	Law layed autaut ve	ltogo	I _{OL} = 4 mA, See Figure 5-1				0.4	V
V _{OL}	Low-level output vo	ntage	I _{OL} = 20 μA, See Figure 5-1	I _{OL} = 20 μA, See Figure 5-1			0.1	V
V _{I(HYS)}	Input voltage hyste	resis				150		mV
I _{IH}	High-level input cur	rrent	INI from O.V. to V.	N.C. SVI. V			10	
I _{IL}	Low-level input cur	rent	IN from 0 V to V _{CC}		-10			μA
Cı	Input capacitance t	o ground	IN at V_{CC} , $V_I = 0.4 \sin(2\pi ft)$, f=2MHz	IN at V_{CC} , $V_I = 0.4 \sin(2\pi ft)$, $f=2MHz$		2		pF
CMTI	Common-mode tra	nsient immunity	V _I = V _{CC} or 0 V, See Figure 5-4		25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

Submit Document Feedback

4.12 Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation over recommended operating conditions (unless otherwise noted)⁽¹⁾

	PARAMETE	R	TEST COND	TEST CONDITIONS		TYP	MAX	UNIT		
SUPPLY	CURRENT				•					
	Quiescent		V _I = V _{CC} or 0 V, All channels, no loa	V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V,		6.5	11	ma A		
I _{CC1}	ISO7231C-Q1	25 Mbps	EN ₂ at 3 V			11	17	mA		
	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no loa	ad, EN ₁ at 3 V,		8	12	m۸		
I _{CC2}	1507231C-Q1	25 Mbps	EN ₂ at 3 V			10.5	16	mA		
ELECTF	RICAL CHARACTERIS	STICS								
I _{OFF}	Sleep mode outpu	t current	EN at 0 V, Single channel			0		μA		
V _{OH}						ISO7230C-Q1	V _{CC} - 0.4			
	High-level output v	roltage	I _{OH} = –4 mA, See Figure 5-1	ISO7231C-Q1 (5-V side)	V _{CC} - 0.8			V		
			I _{OH} = -20 μA, See Figure 5-1		V _{CC} - 0.1					
V	Law laval autaut v	altana	I _{OL} = 4 mA, See Figure 5-1	I _{OL} = 4 mA, See Figure 5-1 I _{OL} = 20 μA, See Figure 5-1			0.4	V		
V _{OL}	Low-level output ve	oilage	I _{OL} = 20 μA, See Figure 5-1				0.1	V		
V _{I(HYS)}	Input voltage hyste	eresis				150		mV		
I _{IH}	High-level input cu	rrent	INI from O V/ to V/	IN from 0 V to V _{CC}			10			
I _{IL}	Low-level input cur	rrent	IN HOIH O V TO VCC					μA		
Cı	Input capacitance	to ground	IN at V_{CC} , V_I = 0.4 sin (2 π ft), f=2MH	łz		2		pF		
CMTI	Common-mode tra	ansient immunity	V _I = V _{CC} or 0 V, See Figure 5-4	/ _I = V _{CC} or 0 V, See Figure 5-4		50		kV/μs		

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.



4.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See Figure F 4	25		56	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 5-1			4	ns
t _{sk(pp)}	Part-to-part skew (2)				10	ns
t _{sk(o)}	Channel-to-channel output skew			0	4	ns
t _r	Output signal rise time	See Figure 5-1		2.4		ns
t _f	Output signal fall time	— See Figure 5-1		2.3		115
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Con Figure 5-2		15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 5-2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See Figure 5-3		18		μs

⁽¹⁾ Also referred to as pulse skew.

4.14 Switching Characteristics: V_{CC1} and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Coo Figure F 4	18		45	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 5-1			5	ns
t _{sk(pp)}	Part-to-part skew (2)				8	ns
t _{sk(o)}	Channel-to-channel output skew (3)			0	4	ns
t _r	Output signal rise time	Soo Eiguro E 1		2.4		no
t _f	Output signal fall time	See Figure 5-1		2.3		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Coo Figure 5 2		15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 5-2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See Figure 5-3		12		μs

⁽¹⁾ Also referred to as pulse skew.

Submit Document Feedback

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽²⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽³⁾ $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

4.15 Switching Characteristics: V_{CC1} at 3.3-V and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay	0 5 5-4	20		51		
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 5-1			4	ns	
t _{sk(pp)}	Part-to-part skew ⁽²⁾				10	ns	
t _{sk(o)}	Channel-to-channel output skew (3)			0	4	ns	
t _r	Output signal rise time	See Figure 5.1		2.4			
t _f	Output signal fall time	See Figure 5-1		2.3		ns	
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25		
t _{PZH}	Propagation delay, high-impedance-to-high-level output	See Figure 5-2		15	25	no	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	- See Figure 5-2		15	25	ns	
t _{PZL}	Propagation delay, high-impedance-to-low-level output	-		15			
t _{fs}	Failsafe output delay time from input power loss	See Figure 5-3		12		μs	

- (1) Also known as pulse skew
- (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

4.16 Switching Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation


over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay, low-to-high-level output	See Figure 5-1	20		50	ns
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 5-1			4	115
t _{sk(pp)}	Part-to-part skew ⁽²⁾				10	ns
t _{sk(o)}	Channel-to-channel output skew (3)			0	4	ns
t _r	Output signal rise time	See Figure 5-1		2.4		no
t _f	Output signal fall time	See Figure 5-1		2.3		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	See Figure 5.2		15	25	no
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 5-2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See Figure 5-3		18		μs


- (1) Also known as pulse skew
- (2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



4.17 Typical Characteristics




4.17 Typical Characteristics (continued)







5 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50Ω.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 5-1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50Ω.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 5-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform


Submit Document Feedback






- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50O
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 5-3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50Ω.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 5-4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



PRBS bit pattern run length is $2^{16} - 1$. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 5-5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



6 Detailed Description

6.1 Overview

The ISO7231C-Q1 family of devices transmit digital data across a silicon dioxide based isolation barrier. The digital input signal (IN) of the device is sampled by a transmitter and at every data edge the transmitter sends a corresponding differential signal across the isolation barrier. When the input signal is static, the refresh logic periodically sends the necessary differential signal from the transmitter. On the other side of the isolation barrier, the receiver converts the differential signal into a single-ended signal which is output on the OUT pin through a buffer. If the receiver does not receive a data or refresh signal, the timeout logic detects the loss of signal or power from the input side and drives the output to the default level.

6.2 Function Block Diagram




Figure 6-1. ISO7231C-Q1 Functional Block Diagram



6.3 Feature Description

The ISO7231-Q1 device is available in multiple channel configurations and default output-state options to enable wide variety of application uses. Table 6-1 lists these device features.

Table 6-1. Device Features

PRODUCT ⁽¹⁾	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION
ISO7231C	25 Mbps	≅1.5 V (TTL)	2/1

⁽¹⁾ For the most current package and ordering information, see the *Mechanical, Packaging, and Ordering Information* section, or see the TI website at www.ti.com.

6.4 Device Functional Modes

List of ISO7231C-Q1 functional modes.

Table 6-2. Device Function Table ISO7231C-Q1

INPUT V _{CC}	OUTPUT V _{CC}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)			
		Н	H or Open	Н			
PU	PU	L	H or Open	L			
PU	PU	Х	L	Z			
		Open	H or Open	Н			
PD	PU	Х	H or Open	Н			
PD	PU	Х	L	Z			
X	PD	Х	X	Undetermined			

6.4.1 Device I/O Schematics




Figure 6-2. Device I/O Schematics



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information




Figure 7-1. Typical ISO7231-Q1 Application Circuit

7.2 Typical Application

7.2.1 Design Requirements

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO7231C-Q1 only needs two external bypass capacitors to operate.

Submit Document Feedback



7.2.2 Detailed Design Procedure




Figure 7-2. Typical ISO7231-Q1 Circuit Hook-up

7.2.3 Insulation Characteristics Curves




Figure 7-3. Time Dependent Dielectric Breakdown Testing Results

7.3 Power Supply Recommendations

To provide reliable operation at all data rates and supply voltages, a $0.1~\mu F$ bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments SN6501 data sheet. For such applications, detailed power supply design and transformer selection recommendations are available in the SN6501 data sheet.

7.4 Layout

7.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 7-4). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the
 inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
 of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly. For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide.

7.4.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to the lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

7.4.2 Layout Example




Figure 7-4. Recommended Layer Stack

Submit Document Feedback

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- · Texas Instruments, Isolation Glossary, application note
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems, application note
- · Texas Instruments, Digital Isolator Design Guide application report

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision A (November 2024) to Revision B (February 2025)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1



•	Changed Figure 4-1, Figure 4-2, and Figure 4-310
	Added the Detailed Description, Overview, Feature Description, and Device Functional Modes sections 14
•	Moved the Functional Diagram section to the Detailed Description section and renamed to "Functional Block
	Diagram" section
•	Added the Typical Application, Design Requirements, Detailed Design Procedure, and Application Curves
	sections
•	Changed the Life Expectancy vs Working Voltage section to the Insulation Characteristics Curves section and
	moved under the Application Curves section
•	Added the Documentation Support and Related Documentation sections

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com

18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ISO7231CQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7231CQ
ISO7231CQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7231CQ
ISO7231CQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7231C-Q1:

Catalog: ISO7231C

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Jan-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7231CQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Jan-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	ISO7231CQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0	

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated