









SBAS738A - JUNE 2018 - REVISED OCTOBER 2018

**ISO224** 

# ISO224 Reinforced Isolated Amplifier With Single-Ended Input of ±12 V and Differential Output of ±4 V

#### 1 Features

- Offered in High-Grade (ISO224B) and Low-Grade (ISO224A) Versions
- ±12-V Input Voltage Range Optimized for Isolated Voltage Measurement in Industrial Applications
- Overvoltage Input Clamp With 9-kV ESD
- ±4-V Differential Output Voltage Range With Common-Mode at VDD2 / 2
- Low DC-Error Operation (ISO224B):
  - Input Offset: ±5 mV at 25°C, ±15 μV/°C max
  - Gain Error: ±0.3% at 25°C, ±35 ppm/°C max
  - Nonlinearity: ±0.01% max, ±0.1 ppm/°C typ
- 4.5-V to 18-V Single-Supply on High-Side
- 4.5-V to 5.5-V Operation on Low-Side
- Safety-Related Certifications:
  - 7071-V<sub>PEAK</sub> Reinforced Isolation per DIN VDE V 0884-11: 2017-01
  - 5000-V<sub>RMS</sub> Isolation for 1 Minute per UL1577
- High CMTI (ISO224B): 80 kV/µs (typ)

## 2 Applications

- Isolated Analog Signal Acquisition in:
  - Grid Automation
  - Protection Relays
  - Factory Automation and Control
  - Rail Transport
  - Motor Drives
  - Power Analyzers

## 3 Description

The ISO224 is a precision isolated amplifier with an output separated from the input circuitry by an isolation barrier with high immunity to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 5 kV<sub>RMS</sub> with an exceptionally long lifetime and low power dissipation. When used with isolated power supplies, this device separates parts of the system that operate on different common-mode voltage levels and protects lower-voltage devices from damage.

The input of the ISO224 is optimized for accurate sensing of ±10-V signals that are widely used in industrial applications. The device operates of a single supply on the high-side. This unique feature simplifies the design of the isolated power supply and reduces the system cost. The integrated high-side supply voltage detection feature simplifies system level diagnostics. The ±4-V output of the ISO224 allows lower-cost analog-to-digital converters (ADCs) to be used. The differential structure of the output supports high immunity to noise.


The ISO224 is fully specified over the extended industrial temperature range of -55°C to +125°C and is available in a wide-body 8-pin SOIC (DWV) package.

#### Device Information<sup>(1)</sup>

DEVICE NAME	PACKAGE	BODY SIZE
ISO224	SOIC (8)	5.85 mm × 7.5 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic





## **Table of Contents**

1	Features 1		8.1 Overview	. 17
2	Applications 1		8.2 Functional Block Diagram	. 17
3	Description 1		8.3 Feature Description	. 18
4	Revision History		8.4 Device Functional Modes	. 21
5	Device Comparison Table	۵	Application and Implementation	. 22
6	Pin Configuration and Functions		9.1 Application Information	. 22
-	_		9.2 Typical Application	. 22
7	Specifications		9.3 What to Do and What Not to Do	. 24
	7.1 Absolute Maximum Ratings	70	Power Supply Recommendations	. 25
	7.2 ESD Ratings	11	Layout	26
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	•		11.2 Layout Example	
	•	12	Device and Documentation Support	. 27
	органия организации организаци		12.1 Documentation Support	
			12.2 Receiving Notification of Documentation Updates	
	7.8 Safety Limiting Values		12.3 Community Resources	
	7.10 Switching Characteristics 9		12.4 Trademarks	
	7.11 Insulation Characteristics Curves		12.5 Electrostatic Discharge Caution	. 27
	7.12 Typical Characteristics		12.6 Glossary	
0		40	Mechanical, Packaging, and Orderable	
8	Detailed Description 17		Information	. 28

## 4 Revision History


Cł	hanges from Original (June 2018) to Revision A	Page
•	Changed document status from Advance Information to Production Data	



## 5 Device Comparison Table

PARAMETER	ISO224B	ISO224A
Input offset voltage, V <sub>OS</sub>	±5 mV (max)	±50 mV (max)
Input offset drift, TCV <sub>OS</sub>	±15 μV/°C (max)	±60 μV/°C (max)
Input-referred noise	3 μV/√Hz (typ)	4 μV/√ <del>Hz</del> (typ)
Gain error, E <sub>G</sub>	±0.3% (max)	±1% (max)
Gain error drift, TCE <sub>G</sub>	±35 ppm/°C (max)	±60 ppm/°C (max)
Nonlinearity	±0.01% (max)	±0.02% (max)
Output bandwidth, BW	275 kHz (typ)	185 kHz (typ)
Common-mode transient immunity, CMTI	80 kV/µs (typ)	30 kV/µs (typ)
IN to OUTP, OUTN signal delay (50% – 50%)	2.2 µs (typ)	2.8 µs (typ)

## 6 Pin Configuration and Functions



## **Pin Functions**

	PIN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	VCAP	_	Supply decoupling capacitor. Connect a 0.22-µF capacitor between this pin and the high-side analog ground.
2	IN	I	Analog input
3	VDD1	_	High-side power supply, 4.5 V to 18 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.
4	GND1	_	High-side analog ground
5	GND2	_	Low-side analog ground
6	OUTN	0	Inverting analog output
7	OUTP	0	Noninverting analog output
8	VDD2	_	Low-side power supply, 4.5 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.



## 7 Specifications

## 7.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
	VDD1 to GND1	-0.3	26	V
Power-supply voltage	VDD2 to GND2	-0.3	6.5	V
Input voltage	IN to GND1 (2)	-15	15	V
Input current	Continuous, at IN pin (3)	-10	10	mA
Output voltage	OUTP, OUTN	GND2 - 0.3	VDD2 + 0.3	V
Tomporatura	Junction, T <sub>J</sub>		150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Exposure to absolute-maximum-rated condition for extended periods may increase input leakage current.

## 7.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM),	IN pin only	±9000	
V/ECD)	Electrostatic discharge per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	per ANSI/ESDA/JEDEC JS-001 (1)	All pins except IN	±3000	V
	disoriarge	Charged-device model (CDM), per JEDEC specification JESD22-C	101 <sup>(2)</sup>	±1000	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT		
<b>POWER</b>	POWER SUPPLY							
	High-side power supply	VDD1 to GND1	4.5	5	18	V		
	Low-side power supply	VDD2 to GND2	4.5	5	5.5	V		
ANALOG	G INPUT	•	•					
V <sub>Clipping</sub>	Input voltage before clipping output <sup>(1)</sup>	IN to GND1		±13.8		V		
$V_{FSR}$	Specified linear input full-scale voltage <sup>(1)</sup>	IN to GND1	-12		12	V		
TEMPERATURE RANGE								
T <sub>A</sub>	Specified ambient temperature		-55	25	125	°C		

(1) See the Analog Input section for more details.

<sup>(3)</sup> Limit the input current at IN pin to prevent permanent damage to the device. The IN pin is internally protected by a voltage clamp. See Figure 42 for a typical current versus voltage characteristic curve of the input clamp.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

	THERMAL METRIC (1)			
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	96.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	60.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	16.9	°C/W	
ΨЈВ	Junction-to-board characterization parameter	58.2	°C/W	
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Power Ratings<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
	TAKAMETEK		_	Oltil
P <sub>D</sub>	Maximum power dissipation (both sides)	VDD1 = 18 V, VDD2 = 5.5 V	194.9	mW
	maximum perior discipation (sour stass)	VDD1 = VDD2 = 5.5 V	97.4	
Б	Maximum navar discipation (high side augusts)	VDD1 = 18 V	140.4	mW
P <sub>D1</sub> Maximum power dissipation (high-side supply)	VDD1 = 5.5 V	42.9	IIIVV	
P <sub>D2</sub>	Maximum power dissipation (low-side supply)	VDD2 = 5.5 V	54.5	mW

<sup>(1)</sup> See the *Electrical Characteristics* table for maximum supply current specifications.



## 7.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	RAL		-	
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 0.021	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN VD	E V 0884-11 (VDE V 0884-11	): 2017-01 <sup>(2)</sup>	•	
$V_{IORM}$	Maximum repetitive peak isolation voltage	At AC voltage (bipolar or unipolar)	2121	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum-rated	At AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test; see Figure 4	1500	V <sub>RMS</sub>
IOVVIVI	isolation working voltage	At DC voltage	2121	$V_{DC}$
.,	Maximum transient	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification test)	7071	V <sub>PK</sub>
$V_{IOTM}$	isolation voltage	V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production test)	8485	
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50-µs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	V <sub>PK</sub>
	Apparent charge (4)	Method A, after input/output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM} = 2545$ $V_{PK}$ , $t_m = 10$ s	≤ 5	
q <sub>pd</sub>		Method A, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM} = 3394$ $V_{PK}$ , $t_m = 10$ s	≤ 5	рС
		Method B1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM} = 3977$ $V_{PK}$ , $t_m = 1$ s	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	~1	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
$R_{IO}$	Insulation resistance, input to output (5)	V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
	input to output\"	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577	7			
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 \ V_{RMS}$ or 7071 $V_{DC}$ , $t = 60 \ s$ (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6000 \ V_{RMS}$ , $t = 1 \ s$ (100% production test)	5000	V <sub>RMS</sub>

Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

Apparent charge is electrical discharge caused by a partial discharge (pd). All pins on each side of the barrier are tied together, creating a two-pin device.



## 7.7 Safety-Related Certifications

VDE	ÜL
Certified according to DIN VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
File number: 40040142	File number: E181974

## 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Safety input, output, or supply	$R_{\theta JA} = 96.3$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, VDD1 = 18 V, VDD2 = 5.5 V, see Figure 2			55		
IS	current	$R_{\theta JA} = 96.3$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, VDD1 = VDD2 = 5.5 V, see Figure 2		236		mA	
Ps	Safety input, output, or total power	$R_{\theta JA} = 96.3$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 3			1298 <sup>(1)</sup>	mW	
T <sub>S</sub>	Maximum safety temperature				150	°C	

The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>0,JA</sub>, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

#### 7.9 Electrical Characteristics

minimum and maximum specifications apply from  $T_A = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C, VDD1 = 4.5 V to 5.5 V,  $V_{IN} = -55^{\circ}$ C to +125°C,  $V_{IN} = -55^{\circ}$ -12 V to 12 V, and R<sub>LOAD</sub> = 10 k $\Omega$ ; typical specifications are at T<sub>A</sub> = 25°C, and VDD1 = VDD2 = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G INPUT					
V	Input offset voltage (1)	Initial, at T <sub>A</sub> = 25°C, IN = GND1, ISO224B	-5	±1	5	m)/
Vos	input onset voltage	Initial, at T <sub>A</sub> = 25°C, IN = GND1, ISO224A	-50	±1	50	mV
TCV	Innut offeet voltage drift(1)	ISO224B	-15	±3	15	//00
TCV <sub>OS</sub> Input offset voltage drift <sup>(1)</sup>		ISO224A	-60	±12	60	μV/°C
C <sub>IN</sub>	Input capacitance	IN to GND1		2		pF
R <sub>IN</sub>	Input resistance	IN to GND1	1	1.25		ΜΩ
I <sub>IB</sub>	Input bias current	IN = GND1		±15		nA
TCI <sub>IB</sub>	Input bias current drift	IN = GND1		±30		pA/°C
•	Input-referred noise	ISO224B		3		\//a/Ll=
e <sub>n</sub>	density	ISO224A		4		μV/√ <del>Hz</del>

(1) The typical value includes one sigma statistical variation.

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $<sup>\</sup>begin{split} T_{J(max)} &= T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum junction temperature.} \\ P_S &= I_S \times VDD1_{max} + I_S \times VDD2_{max}, \text{ where } VDD1_{max} \text{ is the maximum high-side supply voltage and } VDD2_{max} \text{ is the maximum low-side} \end{split}$ supply voltage.



## **Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -55^{\circ}C$  to +125°C, VDD1 = 4.5 V to 18 V, VDD2 = 4.5 V to 5.5 V,  $V_{IN} = -12$  V to 12 V, and  $R_{LOAD} = 10$  k $\Omega$ ; typical specifications are at  $T_A = 25^{\circ}C$ , and VDD1 = VDD2 = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	OUTPUTS		•				
	Nominal gain	(V <sub>OUTP</sub> – V <sub>OUTN</sub> ) / V <sub>IN</sub>		1/3		V/V	
_	0 : (1)	Initial, at T <sub>A</sub> = 25°C, ISO224B	-0.3%	±0.05%	0.3%		
$E_G$	Gain error <sup>(1)</sup>	Initial, at T <sub>A</sub> = 25°C, ISO224A	-1%	0.4%	1%		
TOF	O = ' = = = = = = d='(r (1)	ISO224B	-35	±10	35		
TCE <sub>G</sub>	Gain error drift <sup>(1)</sup>	ISO224A	-60	±20	60	ppm/°C	
	Man Para 26	ISO224B	-0.01%	±0.003%	0.01%		
	Nonlinearity	ISO224A	-0.02%	±0.003%	0.02%		
	Nonlinearity drift			±0.1		ppm/°C	
THD	Total harmonic distortion	f <sub>IN</sub> = 10 kHz		-84		dB	
	Output naine	IN = GND1, f <sub>IN</sub> = 0 Hz, BW = 10 kHz		300		/	
	Output noise	IN = GND1, f <sub>IN</sub> = 0 Hz, BW = 100 kHz		360		μV <sub>RMS</sub>	
		vs VDD1, at DC		-107			
DCDD	Power-supply rejection	vs VDD1, 100-mV and 10-kHz ripple		-101		dD.	
PSRR	ratio <sup>(2)</sup>	vs VDD2, at DC		-71		dB	
		vs VDD2, 100-mV and 10-kHz ripple		-56			
V <sub>OUT</sub>	Output voltage	OUTP or OUTN to GND2	GND2 + 0.2		VDD2 - 0.2	V	
V <sub>CMout</sub>	Common-mode output voltage	(V <sub>OUTP</sub> + V <sub>OUTN</sub> ) / 2	0.48 × VDD2	VDD2 / 2	0.52 × VDD2	V	
V <sub>FAILSAFE</sub>	Failsafe output voltage	VDD1 missing, OUTP and OUTN forced to GND2			GND2 + 0.1	V	
I <sub>SC</sub>	Output short-circuit current	On OUTP or OUTN to GND2		±18		mA	
	Overload recovery time			5		μs	
R <sub>OUT</sub>	Output resistance	On OUTP or OUTN to GND2		< 0.5		Ω	
^	Connecisional and during (3)	On OUTP or OUTN to GND2			100		
C <sub>LOAD</sub>	Capacitive load drive <sup>(3)</sup>	OUTP to OUTN			50	pF	
R <sub>LOAD</sub>	Resistive load	On OUTP or OUTN		10		kΩ	
DW	Small signal output	ISO224B	220	275		1.11-	
BW	bandwidth	ISO224A	150	185		kHz	
ONATI	Common-mode transient	GND1 - GND2  = 1 kV, ISO224B	55	80		1377	
CMTI	immunity	GND1 - GND2  = 1 kV, ISO224A	15	30		kV/µs	
POWER S	UPPLY						
I <sub>DD1</sub>	High-side supply current			6.1	7.8	mA	
I <sub>DD2</sub>	Low-side supply current			7.8	9.9	mA	

<sup>(2)</sup> This parameter is output referred.

<sup>(3)</sup> Use series resistor to decouple higher capacilive load.



## 7.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Diag time fall time	ISO224B on OUTP, OUTN		1.5		μs
t <sub>r</sub> , t <sub>f</sub>	Rise time, fall time	ISO224A on OUTP, OUTN		2		μs
	IN to OUTP, OUTN signal delay	ISO224B, unfiltered output, see Figure 1		1.5	2	
	(50% – 10%)	ISO224A, unfiltered output, see Figure 1		1.9	2.9	μs
	IN to OUTP, OUTN signal delay	N to OUTP, OUTN signal delay  ISO224B, unfiltered output, see Figure 1		2.2	2.7	
	(50% – 50%)	ISO224A, unfiltered output, see Figure 1		2.8	3.8	μs
	IN to OUTP, OUTN signal delay	ISO224B, unfiltered output, see Figure 1		3	3.5	
	(50% – 90%)	ISO224A, unfiltered output, see Figure 1		3.8	4.8	μs
t <sub>AS</sub>	Analog startup time	VDD1 step to 4.5 V with VDD2 ≥ 4.5 V, to OUTP, OUTN valid, 0.1% settling		250		μs





Figure 1. Delay Time Test Waveforms




#### 7.11 Insulation Characteristics Curves





## 7.12 Typical Characteristics

at  $T_A = 25$ °C, VDD1 = VDD2 = 5 V, and VINP = -12 V to 12 V, unless otherwise noted.




Copyright © 2018, Texas Instruments Incorporated

## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at  $T_A = 25$ °C, VDD1 = VDD2 = 5 V, and VINP = -12 V to 12 V, unless otherwise noted.




Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

at  $T_A = 25$ °C, VDD1 = VDD2 = 5 V, and VINP = -12 V to 12 V, unless otherwise noted.




Copyright © 2018, Texas Instruments Incorporated

## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at  $T_A = 25$ °C, VDD1 = VDD2 = 5 V, and VINP = -12 V to 12 V, unless otherwise noted.




Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

at  $T_A = 25$ °C, VDD1 = VDD2 = 5 V, and VINP = -12 V to 12 V, unless otherwise noted.




Copyright © 2018, Texas Instruments Incorporated

## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at  $T_A = 25$ °C, VDD1 = VDD2 = 5 V, and VINP = -12 V to 12 V, unless otherwise noted.






## 8 Detailed Description

#### 8.1 Overview

The ISO224 is a precision, isolated amplifier with a high input impedance and wide input voltage range suitable for wide range of industrial applications. The input stage of the device drives a delta-sigma ( $\Delta\Sigma$ ) modulator. The modulator uses the internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (called TX in the *Functional Block Diagram* section) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. The received bitstream and clock are synchronized and processed by a digital-to-analog conversion stage on the low-side and presented as a differential analog output.

The SiO<sub>2</sub>-based, double-capacitive isolation barrier supports a high level of magnetic field immunity, as described in *ISO72x Digital Isolator Magnetic-Field Immunity*. The digital modulation used in the ISO224 and the isolation barrier characteristics result in high reliability and high common-mode transient immunity.

#### 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Analog Input

The input stage of the ISO224 feeds a switched capacitor, feed-forward  $\Delta\Sigma$  modulator. The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the *Isolation Channel Signal Transmission* section. The high-impedance and low bias-current input of the ISO224 makes the device suitable for isolated voltage sensing applications.

Figure 41 visualizes the difference in the transfer function of the ISO224 depending on the input signal  $V_{IN}$ , as specified in the *Recommended Operating Conditions* table. With the input voltage within the specified full-scale range  $V_{FSR}$ , the output of the device changes in a linear way with small error as specified by the nonlinearity parameter in the *Electrical Characteristics* table. If the input signal exceeds the  $V_{FSR}$  range, the nonlinearity of the output signals increases and the amplitude clips at  $V_{IN} = V_{CLIPPING}$ .




Figure 41. Transfer Function of the ISO224

There are two restrictions on the analog input signal at the IN pin. First, if the input voltage  $V_{IN}$  exceeds the range of -15 V to 15 V, the current must be limited to 10 mA to prevent damage to the input clamp, see the *Input Clamp Protection Circuit* section for further information. In addition, the linearity and noise performance of the ISO224 are ensured only when the analog input voltage remains within the specified linear full-scale range  $(V_{ESR})$ .



## **Feature Description (continued)**

#### 8.3.2 Input Clamp Protection Circuit

As illustrated in the *Functional Block Diagram*, the ISO224 features an internal clamp protection circuit on the analog input IN. Using external protection circuits is recommended as a secondary protection scheme to protect the device against surges, ESD events, and electrical fast transient (EFT) conditions.

Figure 42 shows a typical current versus voltage characteristic curve for the input clamp. Limit either the voltage  $V_{IN}$  at the input pin IN to the voltage range as defined in the *Recommended Operating Conditions* table or the input current to the limits as defined in the *Absolute Maximum Ratings* table.




Figure 42. I-V Curve of the Input Clamp Protection Circuit

Figure 43 shows a simple method to limit the input current with an external series resistor that is also used as part of the input low-pass filter.




Figure 43. Series Resistor-Based Input Current Limitation on the Analog Inputs of ISO224

The input overvoltage protection clamp on the ISO224 is intended to control transient excursions on the input pins. Leaving the device in a state such that the clamp circuit is activated for extended periods of time in normal or power-down mode is not recommended because this fault condition can degrade device performance and reliability.



#### **Feature Description (continued)**

#### 8.3.3 Isolation Channel Signal Transmission

The ISO224 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the SiO<sub>2</sub>-based isolation barrier. As shown in Figure 44, the transmitter modulates the bitstream at TX IN with an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent the digital *zero*. The nominal frequency of the carrier used inside the ISO224 is 480 MHz.

The receiver demodulates the signal after advanced signal conditioning and produces the output. The ISO224 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions caused by the high-frequency carrier and IO buffer switching.




Figure 44. Block Diagram of an Isolation Channel

Figure 45 shows the concept of the OOK scheme.




Figure 45. OOK-Based Modulation Scheme

20



## **Feature Description (continued)**

## 8.3.4 Fail-Safe Output

The ISO224 offers a fail-safe output that simplifies diagnostics on system level. The fail-safe output is active when the high-side power supply VDD1 of the device is missing, independent of the input signal at the IN pin. Figure 46 shows that in that case both outputs, OUTP and OUTN, of the device are actively driven close to GND2 (see the  $V_{\sf FAILSAFE}$  specification in the *Electrical Characteristics* table for details). For easy visualization, an example with the input signal  $V_{\sf IN}=0$  V is shown for the valid VDD1 range of 4.5 V to 5.5 V.




Figure 46. ISO224 Failsafe Output Behavior With  $V_{IN} = 0 \text{ V}$ 

The ISO224 Fail-Safe Output Feature application report describes an example of a comparator-based circuit that detects the missing high-side supply in a system.

#### 8.4 Device Functional Modes

The ISO224 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The ISO224 enables high-precision measurement of ±10-V signals that are used in a harsh environment in a wide range of industrial applications. The high input resistance of the device simplifies the connection of its input to different sensors or other signal sources. The very low nonlinearity, AC and DC errors, and temperature drift make the ISO224 a robust, high-performance, isolated amplifier for applications where high voltage isolation is required. The differential output with a full-scale voltage of 4 V offers high immunity to noise and allows connection to a wide range of analog-to-digital converters (ADCs) powered on a 5-V nominal supply.

#### 9.2 Typical Application

Isolated amplifiers are often used for data acquisition in industrial applications to safely separate the low-voltage portion of the system from the high common-mode voltage input of the system. The input structure of the ISO224 is optimized for isolated voltage sensing in this kind of application.

Figure 47 shows a typical operation of the device for voltage sensing as used in power line monitoring systems. The phase voltage amplitude is reduced with a resistive divider to match the input voltage range of the ISO224. The high input voltage range and the high common-mode transient immunity of the device ensure reliable and accurate operation even in high-noise environments.




Figure 47. Using the ISO224 for AC Voltage Sensing

#### 9.2.1 Design Requirements

Table 1 summarizes the typical design requirements for an AC power line voltage sensing application.

**Table 1. Design Requirements** 

PARAMETER	VALUE
AC voltage range, V <sub>AC</sub>	50 V to 750 V
Bandwidth	600 Hz (minimum)
Current through the resistive divider, I <sub>AC</sub>	1 mA (maximum)



#### 9.2.2 Detailed Design Procedure

The high-side power supply (VDD1) for the device is generated with a suitable isolated power source. An example of such a circuit is provided in the *Power Supply Recommendations* section.

The floating ground reference (GND1) is derived from one of the ends of the shunt resistor that is connected to the negative input of the device (VINN). If a four-pin shunt is used, the inputs of the device are connected to the inner leads and GND1 is connected to one of the outer shunt leads.

Use Ohm's Law to calculate the minimum total resistance of the resistive divider to limit the cross current  $I_{AC}$  to the desired value:  $R_1 + R_2 = V_{AC} / I_{AC}$ . The input voltage at the ISO224 results from the resistance ratio of  $R_1$  and  $R_2$  and the actual AC voltage:  $V_{IN} = V_{AC} \times R_2 / (R_1 + R_2)$ .

Consider the following two restrictions to choose the proper value of the R<sub>1</sub> and R<sub>2</sub> resistors:

- The voltage drop on  $R_2$  caused by the nominal AC voltage range of the system must not exceed the recommended input voltage range  $V_{\text{IN}}$  of the ISO224
- The voltage drop on R<sub>2</sub> caused by the maximum allowed system overvoltage must not exceed the input voltage that causes a clipping output: V<sub>IN</sub> ≤ V<sub>Clipping</sub>

Table 2 lists examples of nominal E96-series (1% accuracy) resistor values for AC systems using 120 V, 240 V, and 400 V as nominal voltages.

PARAMETER	120-V <sub>AC</sub> SYSTEM	240-V <sub>AC</sub> SYSTEM	400-V <sub>AC</sub> SYSTEM
Resistive divider resistor R <sub>1</sub>	115 kΩ	237 kΩ	392 kΩ
Resistive divider resistor R <sub>2</sub>	12.7 kΩ	12.4 kΩ	12.1 kΩ
Resulting current through resistive divider I <sub>AC</sub>	0.93 mA	0.93 mA	0.98 mA
Resulting input voltage V <sub>IN</sub>	±11.934 V	±11.933 V	±11.977 V

**Table 2. Resistor Value Examples** 

For systems using single-ended input ADCs with a 5-V supply, Figure 48 shows an example of a TLV6001-based signal conversion and filter circuit. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance.




Figure 48. Connecting the ISO224 Output to a Single-Ended Input 5-V ADC

For systems using single-ended, ±10-V input ADCs, the ISO224EVM offers a signal path based on an OPA277 that converts the differential output of the ISO224 and limits the signal bandwidth to 50 kHz.

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, consult the 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power TI Precision Designs, available for download at www.ti.com.



#### 9.2.3 Application Curves

In some applications the system must be protected in case of an overvoltage condition. To allow for fast powering off of the system, a low delay caused by the isolated amplifier is required. Figure 49 shows the typical full-scale step response of the device. Consider the delay of the required window comparator and the MCU to calculate the overall response time of the system.




Figure 49. Step Response of the ISO224

Figure 50 shows the typical AC response of the device with a full-scale sine wave with a frequency of 20 kHz applied at the input.




Figure 50. AC Response of the ISO224 at  $f_{IN} = 20 \text{ kHz}$ 

#### 9.3 What to Do and What Not to Do

Do not leave the input of the ISO224 unconnected (floating) when the device is powered up. If the device input is left floating, both outputs are at the common-mode output voltage level V<sub>CMout</sub> as specified in the *Switching Characteristics* table. See the *ISO224 Fail-Safe Output Feature* application report for more details.



## 10 Power Supply Recommendations

In a typical application, the high-side power supply (VDD1) for the ISO224 is generated from the low-side supply (VDD2) of the device by an isolated DC/DC converter circuit. A low-cost solution is based on the push-pull driver SN6501 and a transformer that supports the desired isolation voltage ratings. TI recommends using a low-ESR decoupling capacitor of 0.1  $\mu$ F and an additional capacitor of a minimum 1  $\mu$ F for both supplies of the ISO224. Figure 51 shows the recommended placement of these decoupling capacitors as close as possible to the ISO224 power-supply pins to minimize supply current loops and electromagnetic emissions.

To decouple the output of the integrated LDO, use a 0.22-µF capacitor placed as close to the VCAP pin of the ISO224 as possible.

The ISO224 does not require any specific power up sequencing. Consider the analog settling time t<sub>AS</sub> as specified in the *Switching Characteristics* table after ramp up of the VDD1 high-side supply.




Figure 51. SN6501-Based, High-Side Power Supply



## 11 Layout

#### 11.1 Layout Guidelines

For best performance, place the 0.22-µF capacitor (C7, as shown in Figure 52) required for decoupling of the internal LDO output as close as possible to the ISO224 VCAP pin. The 0.1-µF ceramic decoupling capacitors for both power supplies (C8 and C9) are located as close as possible to the corresponding VDDx pins followed by the additional 1-µF ceramic capacitors for lower-frequency decoupling (C3 and C12). The resistor and capacitor used for the analog input (R1 and C2) are placed next to the decoupling capacitors. For best performance, use 0603-size or 1206-size, SMD-type, ceramic capacitors with low ESR. Connect the supply voltage sources in a way that allows the supply current to flow through the pads of the decoupling capacitors before powering the device.

Figure 52 shows this approach as implemented on the ISO224EVM. Capacitors C3 and C8 decouple the high-side supply VDD1 and capacitors C9 and C12 are used to support the low-side supply VDD2 of the ISO224.

#### 11.2 Layout Example




Figure 52. Recommended Layout of the ISO224



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application report
- Texas Instruments, ADS794x 14-Bit, 2 MSPS, Dual-Channel, Differential/Single-Ended, Ultralow-Power Analog-to-Digital Converters data sheet
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, ISO224 Fail-Safe Output Feature application report
- Texas Instruments, TLV600x Low-Power, Rail-to-Rail In/Out, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet
- Texas Instruments, OPAx277 High Precision Operational Amplifiers data sheet
- Texas Instruments, 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise TI design
- Texas Instruments, 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power TI design
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, TLV704 24-V Input Voltage, 150-mA, Ultralow I<sub>O</sub> Low-Dropout Regulators data sheet
- Texas Instruments, ISO224EVM Evaluation Module users guide

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 18-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ISO224ADWV	Active	Production	SOIC (DWV)   8	64   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO224A
ISO224ADWV.B	Active	Production	SOIC (DWV)   8	64   TUBE	-	Call TI	Call TI	-55 to 125	
ISO224ADWVR	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO224A
ISO224ADWVR.B	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	-	Call TI	Call TI	-55 to 125	
ISO224ADWVRG4	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO224A
ISO224ADWVRG4.B	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	-	Call TI	Call TI	-55 to 125	
ISO224BDWV	Active	Production	SOIC (DWV)   8	64   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO224B
ISO224BDWV.B	Active	Production	SOIC (DWV)   8	64   TUBE	-	Call TI	Call TI	-55 to 125	
ISO224BDWVR	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO224B
ISO224BDWVR.B	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	-	Call TI	Call TI	-55 to 125	
ISO224BDWVRG4	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO224B
ISO224BDWVRG4.B	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	-	Call TI	Call TI	-55 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO224ADWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO224ADWVRG4	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO224BDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO224BDWVRG4	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

www.ti.com 18-Jul-2025



#### \*All dimensions are nominal

	7 till dillitoriolorio di o riorriiridi							
	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	ISO224ADWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
ı	ISO224ADWVRG4	SOIC	DWV	8	1000	350.0	350.0	43.0
	ISO224BDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
	ISO224BDWVRG4	SOIC	DWV	8	1000	350.0	350.0	43.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jul-2025

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO224ADWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
ISO224BDWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6



SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated