

Sample &

Buy







SBOS713A-SEPTEMBER 2015-REVISED FEBRUARY 2016

Support &

20

# INA301 36-V, High-Speed, Zero-Drift, Voltage-Output, Current-Shunt Monitor with High-Speed, Overcurrent Comparator

Technical

Documents

# 1 Features

- Wide Common-Mode Input Range: 0 V to 36 V
- Dual Output: Amplifier and Comparator Output
- High Accuracy Amplifier:
  - Offset Voltage: 35 µV (Max)
  - Offset Voltage Drift: 0.5 µV/°C (Max)
  - Gain Error: 0.1% (Max)
  - Gain Error Drift: 10 ppm/°C
- Available Amplifier Gains:
- INA301A1: 20 V/V
  - INA301A2: 50 V/V
  - INA301A3: 100 V/V
- Programmable Alert Threshold Set Through a Single Resistor
- Total Alert Response Time: 1 µs
- Open-Drain Output With Latching Mode
- Package: VSSOP-8

# 2 Applications

- Overcurrent Protection
- Power-Supply Protection
- Circuit Breakers
- Computers and Servers
- Telecom Equipment
- Battery Management

# 3 Description

Tools &

Software

The INA301 includes both a high common-mode, current-sensing amplifier and а high-speed configured comparator to detect overcurrent conditions through measuring the voltage developed across a current-sensing or current-shunt resistor and comparing that voltage to a defined threshold limit. The device features an adjustable limit threshold range that is set using a single external limit-setting resistor. This current-shunt monitor can measure differential voltage signals on common-mode voltages that can vary from 0 V up to 36 V, independent of the supply voltage.

The open-drain alert output can be configured to operate in either a transparent mode where the output status follows the input state or in a latched mode where the alert output is cleared when the latch is reset. The device alert response time is under 1  $\mu$ s, allowing for quick detection of overcurrent events.

This device operates from a single 2.7-V to 5.5-V supply, drawing a maximum supply current of 700  $\mu$ A. The device is specified over the extended operating temperature range (-40°C to +125°C), and is available in an 8-pin VSSOP package.

### **Device Information**

PART NUMBER	PACKAGE	BODY SIZE	
INA301	VSSOP (8)	3.00 mm × 3.00 mm	



# Table of Contents

1	Feat	tures	1			
2	Applications 1					
3	Des	cription	I			
4	Rev	ision History	2			
5	Pin	Configuration and Functions	3			
6	Spe	cifications	4			
	6.1	Absolute Maximum Ratings	4			
	6.2	ESD Ratings	4			
	6.3	Recommended Operating Conditions	4			
	6.4	Thermal Information	4			
	6.5	Electrical Characteristics	5			
	6.6	Typical Characteristics	7			
7	Deta	ailed Description 13	3			
	7.1	Overview 13	3			
	7.2	Functional Block Diagram 13	3			

	7.3	Feature Description	14
	7.4	Device Functional Modes	19
8	Арр	lications and Implementation	21
	8.1	Application Information	21
	8.2	Typical Application	21
9	Pow	er Supply Recommendations	23
10	Lay	out	23
	10.1	Layout Guidelines	23
	10.2	Layout Example	23
11	Dev	ice and Documentation Support	24
	11.1	Community Resources	24
	11.2	Trademarks	24
	11.3	Electrostatic Discharge Caution	24
	11.4	Glossary	24
12	Mec	hanical, Packaging, and Orderable	
	Info	mation	24

# 4 Revision History

Changes from Original (September 2015) to Revision A				
•	Released to production		1	



www.ti.com



### INA301 SBOS713A – SEPTEMBER 2015 – REVISED FEBRUARY 2016

# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	VS	Analog	Power supply, 2.7 V to 5.5 V	
2	OUT	Analog output	Output voltage	
3	LIMIT	Analog input	Alert threshold limit input; see the Setting The Current-Limit Threshold section for details on setting the limit threshold	
4	GND	Analog	Ground	
5	RESET	Digital input	Transparent or latch mode selection input	
6	ALERT	Digital output	Overlimit alert, active-low, open-drain output	
7	IN–	Analog input	Connect to load side of the shunt resistor	
8	IN+	Analog input	Connect to supply side of the shunt resistor	

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>S</sub>			6	V
Appleg inpute (INL_INL)	Differential $(V_{IN+}) - (V_{IN-})^{(2)}$	-40	40	V
Analog inputs (in+, in-)	Common-mode <sup>(3)</sup>	GND – 0.3	40	v
Analog input	LIMIT pin	GND – 0.3	$(V_{S}) + 0.3$	V
Analog output	OUT pin	GND – 0.3	$(V_{S}) + 0.3$	V
Digital input	RESET pin	GND – 0.3	$(V_{S}) + 0.3$	V
Digital output	ALERT pin	GND – 0.3	6	V
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)  $V_{IN+}$  and  $V_{IN-}$  are the voltages at the IN+ and IN- pins, respectively.

(3) Input voltage can exceed the voltage shown without causing damage to the device if the current at that pin is limited to 5 mA.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common-mode input voltage		12		V
VS	Operating supply voltage		5		V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

### 6.4 Thermal Information

		INA301	
	THERMAL METRIC <sup>(1)</sup>	DGK (MSOP)	UNIT
		8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	161.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	81.4	°C/W
ΨJT	Junction-to-top characterization parameter	6.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	80	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_{SENSE} = V_{IN+} - V_{IN-} = 10 \text{ mV}$ ,  $V_S = 5 \text{ V}$ ,  $V_{IN+} = 12 \text{ V}$ , and  $V_{LIMIT} = 2 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V <sub>CM</sub>	Common-mode input voltage range		0		36	V
		$V_{IN} = V_{IN+} - V_{IN-}$ , INA301A1	0		250	
V <sub>IN</sub>	Differential input voltage range	$V_{IN} = V_{IN+} - V_{IN-}$ , INA301A2	0		100	mV
		$V_{IN} = V_{IN+} - V_{IN-}$ , INA301A3	0		50	
		INA301A1, $V_{IN+} = 0$ V to 36 V, T <sub>A</sub> = -40°C to +125°C	100	110		
CMR	Common-mode rejection	INA301A2, $V_{IN+} = 0$ V to 36 V, T <sub>A</sub> = -40°C to +125°C	106	118		dB
		INA301A3, $V_{IN+} = 0$ V to 36 V, T <sub>A</sub> = -40°C to +125°C	110	120		
		INA301A1		±25	±125	
Vos	Offset voltage, RTI <sup>(1)</sup>	INA301A2		±15	±50	μV
		INA301A3		±10	±35	
dV <sub>OS</sub> /dT	Offset voltage drift, RTI <sup>(1)</sup>	T <sub>A</sub> = -40°C to +125°C		0.1	0.5	µV/°C
PSRR	Power-supply rejection ratio	$V_{S} = 2.7 \text{ V to } 5.5 \text{ V}, V_{IN+} = 12 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		±0.1	±10	μV/V
I <sub>B</sub>	Input bias current	I <sub>B+</sub> , I <sub>B-</sub>		120		μA
los	Input offset current	V <sub>SENSE</sub> = 0 mV		±0.1		μA
OUTPUT						
		INA301A1		20		
G	Gain	INA301A2		50		V/V
		INA301A3		100		
		INA301A1, $V_{OUT}$ = 0.5 V to $V_{S}$ – 0.5 V		±0.03%	±0.1%	
		INA301A2, $V_{OUT}$ = 0.5 V to $V_{S}$ – 0.5 V		±0.05%	±0.15%	
	Gain error	INA301A3, $V_{OUT}$ = 0.5 V to $V_{S}$ – 0.5 V		±0.11%	±0.2%	
		T <sub>A</sub> = -40°C to 125°C		3	10	ppm/°C
	Nonlinearity error	$V_{OUT} = 0.5 \text{ V to } V_{S} - 0.5 \text{ V}$		±0.01%		
	Maximum capacitive load	No sustained oscillation		500		pF
VOLTAGE (	ОЛТЬПТ					
	Swing to $V_S$ power-supply rail	$R_L = 10 k\Omega$ to GND, $T_A = -40^{\circ}$ C to +125°C		V <sub>S</sub> – 0.05	V <sub>S</sub> – 0.1	V
	Swing to GND	$R_L$ = 10 kΩ to GND, $T_A$ = -40°C to +125°C		V <sub>GND</sub> + 20	V <sub>GND</sub> + 30	mV
FREQUENC	YRESPONSE					
		INA301A1		550		
BW	Bandwidth	INA301A2		500		kHz
		INA301A3		450		
SR	Slew rate			4		V/µs
NOISE, RTI	(1)	<u> </u>				
	Voltage noise density			30		nV/√Hz

(1) RTI = referred-to-input.



# **Electrical Characteristics (continued)**

at  $T_A = 25^{\circ}C$ ,  $V_{SENSE} = V_{IN+} - V_{IN-} = 10 \text{ mV}$ ,  $V_S = 5 \text{ V}$ ,  $V_{IN+} = 12 \text{ V}$ , and  $V_{LIMIT} = 2 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
COMPARAT	OR						
	Total alert propagation delay	Input overdrive = 1 mV		0.75	1		
ι <sub>p</sub>	Slew-rate-limited tp	$V_{OUT}$ step = 0.5 V to 4.5 V, $V_{LIMIT}$ = 4 V		1	1.5	μs	
		$T_A = 25^{\circ}C$	79.7	80	80.3		
LIMIT	Limit threshold output current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	79.2		80.8	μΑ	
		INA301A1		1	3.5		
V <sub>OS</sub>	Comparator offset voltage	INA301A2		1	4	mV	
		INA301A3		1.5	4.5		
		INA301A1		20			
HYS H	Hysteresis	INA301A2		50		mV	
		INA301A3		100			
V <sub>IH</sub>	High-level input voltage		1.4		6	V	
V <sub>IL</sub>	Low-level input voltage		0		0.4	V	
V <sub>OL</sub>	Alert low-level output voltage	I <sub>OL</sub> = 3 mA		70	300	mV	
	ALERT pin leakage input current	V <sub>OH</sub> = 3.3 V		0.1	1	μA	
	Digital leakage input current	$0 \le V_{IN} \le V_{S}$		1		μA	
POWER SU	PPLY				<sup>1</sup>		
Vs	Operating supply range	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.7		5.5	V	
	0	$V_{SENSE} = 0 \text{ mV}, T_A = 25^{\circ}C$		500	650		
IQ	Quiescent current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			700	μA	
TEMPERAT	URE RANGE	i			<sup>1</sup>		
	Specified range		-40		125	°C	



### 6.6 Typical Characteristics

at  $T_A = 25^{\circ}C$ ,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and alert pullup resistor = 10 k $\Omega$  (unless otherwise noted)



7

TEXAS INSTRUMENTS

www.ti.com

# **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**



# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**



Copyright © 2015–2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

# **Typical Characteristics (continued)**

at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and alert pullup resistor = 10 k $\Omega$  (unless otherwise noted)





# 7 Detailed Description

# 7.1 Overview

The INA301 is a 36-V common-mode, zero-drift topology, current-sensing amplifier that can be used in both lowside and high-side configurations. These specially-designed, current-sensing amplifiers are able to accurately measure voltages developed across current-sensing resistors (also known as current-shunt resistors) on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 36 V, and the device can be powered from supply voltages as low as 2.7 V. The device can also withstand the full 36-V common-mode voltage at the input pins when the supply voltage is removed without causing damage.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as  $35 \ \mu\text{V}$  with a temperature contribution of only  $0.5 \ \mu\text{V}^{\circ}\text{C}$  over the full temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The low total offset voltage of the INA301 enables smaller current-sense resistor values to be used, and allows for a more efficient system operation without sacrificing measurement accuracy resulting from the smaller input signal.

The INA301 uses a single external resistor to allow for a simple method of setting the corresponding current threshold level for the device to use for out-of-range comparison. Combining the precision measurement of the current-sense amplifier and the on-board comparator enables an all-in-one overcurrent detection device. This combination creates a highly-accurate solution that is capable of fast detection of out-of-range conditions and allows the system to take corrective actions to prevent potential component or system-wide damage.

# 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Alert Output

The device  $\overline{\text{ALERT}}$  pin is an active-low, open-drain output that is designed to be pulled low when the input conditions are detected to be out-of-range. This open-drain output pin is recommended to include a 10-k $\Omega$ , pullup resistor to the supply voltage. This open-drain pin can be pulled up to a voltage beyond the supply voltage, V<sub>S</sub>, but must not exceed 5.5 V.

Figure 36 shows the alert output response of the internal comparator. When the output voltage of the amplifier is lower than the voltage developed at the LIMIT pin, the comparator output is in the default high state. When the amplifier output voltage exceeds the threshold voltage set at the LIMIT pin, the comparator output becomes active and pulls low. This active low output indicates that the measured signal at the amplifier input has exceeded the programmed threshold level, indicating an overcurrent or out-of-range condition has occurred.



Figure 36. Overcurrent Alert Response

### 7.3.2 Alert Mode

The device has two output operating modes, transparent and latched, that are selected based on the RESET pin setting. These modes change how the ALERT pin responds following an alert when the overcurrent condition is removed.

### 7.3.2.1 Transparent Output Mode

The device is set to transparent mode when the RESET pin is pulled low, thus allowing the output alert state to change and follow the input signal with respect to the programmed alert threshold. For example, when the differential input signal rises above the alert threshold, the alert output pin is pulled low. As soon as the differential input signal drops below the alert threshold, the output returns to the <u>default</u> high output state. A common implementation using the device in transparent mode is to connect the <u>ALERT</u> pin to a hardware interrupt input on a microcontroller. As soon as an overcurrent condition is detected and the <u>ALERT</u> pin is pulled low, the controller interrupt pin detects the output state change and can begin making changes to the system operation required to address the overcurrent condition. Under this configuration, the <u>ALERT</u> pin transition from high to low is captured by the microcontroller so the output can return to the default high state when the overcurrent event is removed.

### 7.3.2.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the output ALERT pin to detect an overcurrent condition as described in the *Transparent Output Mode* section. A typical example of this application is a system that is only able to poll the ALERT pin state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, the state change of the ALERT pin can be missed when ALERT is pulled low to indicate an out-of-range event if the out-of-range condition does not appear during one of these periodic polling events. Latch mode is specifically intended to accommodate these applications.



# INA301 SBOS713A – SEPTEMBER 2015 – REVISED FEBRUARY 2016

# Feature Description (continued)

The device is placed into the corresponding output modes based on the signal connected to RESET, as shown in Table 1. The difference between latch mode and transparent mode is how the alert output responds when an overcurrent event ends. In transparent mode (RESET = low), when the differential input signal drops below the limit threshold level after the ALERT pin asserts because of an overcurrent event, the ALERT pin state returns to the default high setting to indicate that the overcurrent event has ended.

Table 1	1.	Output	Mode	Settings
---------	----	--------	------	----------

OUTPUT MODE	RESET PIN SETTING		
Transparent mode	RESET = low		
Latch mode	RESET = high		

In latch mode (RESET = high), when an overlimit condition is detected and the ALERT pin is pulled low, the ALERT pin does not return to the default high state when the differential input signal drops below the alert threshold level. In order to clear the alert, the RESET pin must be pulled low for at least 100 ns. Pulling the RESET pin low allows the ALERT pin to return to the default high level provided that the differential input signal has dropped below the alert threshold. If the input signal is still above the threshold limit when the RESET pin is pulled low, the ALERT pin remains low. When the alert condition is detected by the system controller, the RESET pin can be set back to high in order to place the device back in latch mode.

The latch and transparent modes are represented in Figure 37. In Figure 37, when  $V_{IN}$  drops back below the  $V_{LIMIT}$  threshold for the first time, the RESET pin is pulled high. With the RESET pin is pulled high, the device is set to latch mode so that the alert output state does not return high when the input signal drops below the  $V_{LIMIT}$  threshold. Only when the RESET pin is pulled low does the ALERT pin return to the default high level, thus indicating that the input signal is below the limit threshold. When the input signal drops below the limit threshold for the second time, the RESET pin is already pulled low. The device is set to transparent mode at this point and the ALERT pin is pulled back high as soon as the input signal drops below the alert threshold.



Figure 37. Transparent versus Latch Mode

# 7.3.3 Setting The Current-Limit Threshold

The INA301 determines if an overcurrent event is present by comparing the amplified measured voltage developed across the current-sensing resistor to the corresponding signal developed at the LIMIT pin. The threshold voltage for the LIMIT pin can be set using a single external resistor or by connecting an external voltage source to the LIMIT pin.

### 7.3.3.1 Resistor-Controlled Current Limit

The typical approach for setting the limit threshold voltage is to connect a resistor from the LIMIT pin to ground. The value of this resistor,  $R_{LIMIT}$ , is chosen in order to create a corresponding voltage at the LIMIT pin equivalent to the output voltage,  $V_{OUT}$ , when the maximum desired load current is flowing through the current-sensing resistor. An internal 80-µA current source is connected to the LIMIT pin to create a corresponding voltage used to compare to the amplifier output voltage, depending on the value of the  $R_{LIMIT}$  resistor.

In the equations from Table 2,  $V_{TRIP}$  represents the overcurrent threshold that the device is programmed to monitor for and  $V_{LIMIT}$  is the programmed signal set to detect the  $V_{TRIP}$  level.

Table 2. Calculating the Limit Threshold	Setting Resistor, R <sub>LIMIT</sub>
--	--------------------------------------

	PARAMETER	EQUATION		
V <sub>TRIP</sub>	V <sub>OUT</sub> at the desired current trip value	I <sub>LOAD</sub> × R <sub>SENSE</sub> x Gain		
V <sub>LIMIT</sub>	Throphold limit voltage	$V_{LIMIT} = V_{TRIP}$		
	Threshold limit voltage	I <sub>LIMIT</sub> × R <sub>LIMIT</sub>		
R <sub>LIMIT</sub>		V <sub>LIMIT</sub> / I <sub>LIMIT</sub>		
	Calculate the threshold limit-setting resistor	V <sub>LIMIT</sub> / 80 μA		

#### 7.3.3.1.1 Resistor-Controlled Current Limit: Example

For example, if the current level indicating an out-of-range condition is present is 20 A and the current-sense resistor value is 10 m $\Omega$ , then the input threshold signal is 200 mV. The INA301A1 has a gain of 20 so the resulting output voltage at the 20-A input condition is 4 V. The value for R<sub>LIMIT</sub> is selected to allow the device to detect to this 20-A th<u>reshold</u>, indicating an overcurrent event has occurred. When the INA301 detects this out-of-range condition, the ALERT pin asserts and pulls low. For this example, the value of R<sub>LIMIT</sub> to detect a 4-V level is calculated to be 50 k $\Omega$ , as shown in Table 3.

Table 3. Calculating the Limit Threshold Set	tting Resistor, R <sub>LIMIT</sub> : Example
--	--

	PARAMETER	EQUATION		
V	V of the desired current trip value	I <sub>LOAD</sub> × R <sub>SENSE</sub> x Gain		
VTRIP	V <sub>OUT</sub> at the desired current the value	20 A x 10 mΩ x 20 V/V = 4 V		
V <sub>LIMIT</sub>	Threehold limit voltage	$V_{LIMIT} = V_{TRIP}$		
	Threshold limit voltage	I <sub>LIMIT</sub> × R <sub>LIMIT</sub>		
R <sub>LIMIT</sub>	Coloulate the threshold limit acting resistor	V <sub>LIMIT</sub> / I <sub>LIMIT</sub>		
	Calculate the threshold limit-setting resistor	4 V / 80 μA = 50 kΩ		

### 7.3.3.2 Voltage-Source-Controlled Current Limit

The second method for setting the limit voltage is to connect the LIMIT pin to a programmable digital-to-analog converter (DAC) or other external voltage source. The benefit of this method is the ability to adjust the current-limit threshold to account for different threshold voltages that are used for different system operating conditions. For example, this method can be used in a system that has one current-limit threshold level that must be monitored during a power-up sequence but different threshold levels that must be monitored during other system operating modes.

In Table 4,  $V_{TRIP}$  represents the overcurrent threshold that the device is programmed to monitor for and  $V_{SOURCE}$  is the programmed signal set to detect the  $V_{TRIP}$  level.

Table 4. Calculating the Limit Threshold Vo	Itage Source, V <sub>SOURCE</sub>
---	-----------------------------------

	PARAMETER	EQUATION		
V <sub>TRIP</sub>	V <sub>OUT</sub> at the desired current trip value	I <sub>LOAD</sub> × R <sub>SENSE</sub> × Gain		
V <sub>SOURCE</sub>	Program the threshold limit voltage	$V_{SOURCE} = V_{TRIP}$		



### 7.3.4 Selecting a Current-Sensing Resistor

The device measures the differential voltage developed across a resistor when current flows through the component to determine if the current being monitored exceeds a defined limit. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of the device allows for measuring a wide differential input signal range across this current-sensing resistor.

Selecting the value of this current-sensing resistor is based primarily on two factors: the required accuracy of the current measurement and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger value current-sensing resistors inherently improves the measurement accuracy.

However, a system design trade-off must be evaluated through use of larger input signals for improving the measurement accuracy. Increasing the current sense resistor value results in an increase in power dissipation across the current-sensing resistor. Increasing the value of the current-shunt resistor increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor value reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application and the allowable power dissipation of this component.

An increasing number of very low ohmic-value resistors are becoming more widely available with values reaching down as low as 200  $\mu\Omega$  or lower with power dissipations of up to 5 W that enable large currents to be accurately monitored with sensing resistors.

### 7.3.4.1 Selecting a Current-Sensing Resistor: Example

In this example, the trade-offs involved in selecting a current-sensing resistor are discussed. This example requires 2.5% accuracy for detecting a 10-A overcurrent event where only 250 mW is allowable for the dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred to improve system efficiency. Some initial assumptions are made that are used in this example: the limit-setting resistor ( $R_{LIMIT}$ ) is a 1% component and the maximum tolerance specification for the internal threshold setting current source (0.5%) is used. Given the total error budget of 2.5%, up to 1% of error is available to be attributed to the measurement error of the device under these conditions.



### INA301 SBOS713A – SEPTEMBER 2015 – REVISED FEBRUARY 2016

www.ti.com

As shown in Table 5, the maximum value calculated for the current-sensing resistor with these requirements is 2.5 m $\Omega$ . Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error to reduce the value of the current-sensing resistor and reduce the power dissipation further. Selecting a 1.5-m $\Omega$ , current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% and still remaining within the accuracy region.

	PARAMETER	EQUATION	VALUE	UNIT
I <sub>MAX</sub>	Maximum current		10	A
P <sub>D_MAX</sub>	Maximum allowable power dissipation		250	mW
R <sub>SENSE_MAX</sub>	Maximum allowable R <sub>SENSE</sub>	P <sub>D_MAX</sub> / I <sub>MAX</sub> <sup>2</sup>	2.5	mΩ
V <sub>OS</sub>	Offset voltage		150	μV
V <sub>OS_ERROR</sub>	Initial offset voltage error	$(V_{OS} / (R_{SENSE_{MAX}} \times I_{MAX}) \times 100$	0.6%	
E <sub>G</sub>	Gain error		0.25%	
ERROR <sub>TOTAL</sub>	Total measurement error	$\sqrt{(V_{OS}_{ERROR}^2 + E_G^2)}$	0.65%	
	Allowable current threshold accuracy		2.5%	
ERRORINITIAL	Initial threshold error	I <sub>LIMIT</sub> Tolerance + R <sub>LIMIT</sub> Tolerance	1.5%	
ERROR <sub>AVAILABLE</sub>	Maximum allowable measurement error	Maximum Error – ERRORINITIAL	1%	
V <sub>OS_ERROR_MAX</sub>	Maximum allowable offset error	$\sqrt{(\text{ERROR}_{\text{AVAILABLE}}^2 - \text{E}_{\text{G}}^2)}$	0.97%	
V <sub>DIFF_MIN</sub>	Minimum differential voltage	V <sub>OS</sub> / V <sub>OS_ERROR_MAX (1%)</sub>	15	mV
R <sub>SENSE_MIN</sub>	Minimum sense resistor value	V <sub>DIFF_MIN</sub> / I <sub>MAX</sub>	1.5	mΩ
P <sub>D_MIN</sub>	Lowest possible power dissipation	$R_{SENSE_{MIN}} \times I_{MAX}^2$	150	mW

## Table 5. Calculating the Current-Sensing Resistor, R<sub>SENSE</sub>

## 7.3.5 Hysteresis

The on-board comparator in the INA301 is designed to reduce the possibility of oscillations in the alert output when the measured signal level is near the overlimit threshold level because of noise. When the output voltage  $(V_{OUT})$  exceeds the voltage developed at the LIMIT pin, the ALERT pin is asserted and pulls low. The output voltage must drop below the LIMIT pin threshold voltage by the gain-dependent hysteresis level in order for the ALERT pin to de-assert and return to the nominal high state, as shown in Figure 38.



Figure 38. Typical Comparator Hysteresis



#### INA301 SBOS713A – SEPTEMBER 2015 – REVISED FEBRUARY 2016

#### www.ti.com

## 7.4 Device Functional Modes

## 7.4.1 Input Filtering

External system noise can significantly affect the ability of a comparator to accurately measure and detect whether input signals exceed the reference threshold levels, thus reliably indicating an overrange condition. The most obvious effect that external noise can have on the operation of a comparator is to cause a false alert condition. If a comparator detects a large noise transient coupled into the signal, the device can easily interpret this transient as an overrange condition.

External filtering can help reduce the amount of noise that reaches the comparator and reduce the likelihood of a false alert from occurring. The tradeoff to adding this noise filter is that the alert response time is increased because of the input signal being filtered as well as the noise. Figure 39 shows the implementation of an input filter for the device.



Figure 39. Input Filter

Limiting the amount of input resistance used in this filter is important because this resistance can have a significant affect on the input signal that reaches the device input pins resulting from the device input bias currents. A typical system implementation involves placing the current-sensing resistor very near the device so the traces are very short and the trace impedance is very small. This layout helps reduce the ability of coupling additional noise into the measurement. Under these conditions, the characteristics of the input bias currents have minimal affect on device performance.

As illustrated in Figure 40, the input bias currents increase in opposite directions when the differential input voltage increases. This increase results from the design of the device that allows common-mode input voltages to far exceed the device supply voltage range. With input filter resistors now placed in series with these unequal input bias currents, there are unequal voltage drops developed across these input resistors. The difference between these two drops appears as an added signal that (in this case) subtracts from the voltage developed across the current-sensing resistor, thus reducing the signal that reaches the device input pins. Smaller value input resistors reduce this effect of signal attenuation to allow for a more accurate measurement.

INSTRUMENTS

Texas

www.ti.com

# **Device Functional Modes (continued)**



### Figure 40. Input Bias Current vs Differential Input Voltage

For example, with a differential voltage of 10 mV developed across a current-sensing resistor and using  $20-\Omega$  resistors, the differential signal that actually reaches the device is 9.85 mV. A measurement error of 1.5% is created as a result of these external input filter resistors. Using  $10-\Omega$  input filter resistors instead of the  $20-\Omega$  resistors reduces this added error from 1.5% down to 0.75%.

### 7.4.2 Using The INA301 with Common-Mode Transients Above 36 V

With a small amount of additional circuitry, the device can be used in circuits subject to transients higher than 36 V. Use only zener diodes or zener-type transient absorbers (sometimes referred to as *transzorbs*). Any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors, as shown in Figure 41, as a working impedance for the zener diode. Keeping these resistors as small as possible is best, preferably 10  $\Omega$  or less. Larger values can be used with an additional induced error resulting from a reduced signal that actually reaches the device input pins. Because this circuit limits only short-term transients, many applications are satisfied with a 10- $\Omega$  resistor along with conventional zener diodes of the lowest power rating available. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.



Figure 41. Transient Protection



# 8 Applications and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The INA301 is designed to enable easy configuration for detecting overcurrent conditions in an application. This device is individually targeted towards unidirectional overcurrent detection of a single threshold. However, this device can also be paired with additional devices and circuitry to create more complex monitoring functional blocks.

# 8.2 Typical Application



Figure 42. Bidirectional Application

### 8.2.1 Design Requirements

Although the device is only able to measure current through a current-sensing resistor flowing in one direction, a second INA301 can be used to create a bidirectional monitor.



## **Typical Application (continued)**

### 8.2.2 Detailed Design Procedure

With the input pins of a second device reversed across the same current-sensing resistor, the second device is now able to detect current flowing in the other direction relative to the first device; see Figure 42. The outputs of each device connect to an AND gate to detect if either of the limit threshold levels are exceeded. As shown in Table 6, the output of the AND gate is high if neither overcurrent limit thresholds are exceeded. A low output state of the AND gate indicates that either the positive overcurrent limit or the negative overcurrent limit are surpassed.

#### Table 6. Bidirectional Overcurrent Output Status

OCP STATUS	OUTPUT
OCP+	0
OCP-	0
No OCP	1

### 8.2.3 Application Curve

Figure 43 shows two INA301 devices being used in a bidirectional configuration and an output control circuit to detect if one of the two alerts is exceeded.



Figure 43. Bidirectional Application Curve



# 9 Power Supply Recommendations

The device input circuitry can accurately measure signals on common-mode voltages beyond the power-supply voltage,  $V_s$ . For example, the voltage applied to the  $V_s$  power-supply pin can be 5 V, whereas the load power-supply voltage being monitored ( $V_{CM}$ ) can be as high as 36 V. Note also that the device can withstand the full -0.3 V to 36 V range at the input pins, regardless of whether the device has power applied or not.

Power-supply bypass capacitors are required for stability and must be placed as closely as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1  $\mu$ F. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.

# 10 Layout

# 10.1 Layout Guidelines

- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- Make the connection of R<sub>LIMIT</sub> to the ground pin as direct as possible to limit additional capacitance on this
  node. Routing this connection must be limited to the same plane if possible to avoid vias to internal planes. If
  the routing can not be made on the same plane and must pass through vias, ensure that a path is routed
  from R<sub>LIMIT</sub> back to the ground pin and that R<sub>LIMIT</sub> is not simply connected directly to a ground plane.
- The open-drain output pin is recommended to be pulled up to the supply voltage rail through a 10-kΩ pullup resistor.



# **10.2 Layout Example**

NOTE: Connect the limit resistor directly to the GND pin.

Figure 44. Recommended Layout



# **11** Device and Documentation Support

# **11.1 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

# 11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

# **11.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(0)
INA301A1IDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGD6
INA301A1IDGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZGD6
INA301A1IDGKT	Last Time Buy	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGD6
INA301A2IDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGI6
INA301A2IDGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGI6
INA301A2IDGKT	Last Time Buy	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGI6
INA301A3IDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGH6
INA301A3IDGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZGH6
INA301A3IDGKT	Last Time Buy	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGH6

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA301 :

Automotive : INA301-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **DGK0008A**



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated