











# INA282, INA283, INA284, INA285, INA286

SBOS485C-NOVEMBER 2009-REVISED MAY 2015

# INA28x High-Accuracy, Wide Common-Mode Range, Bidirectional **Current Shunt Monitors, Zero-Drift Series**

#### **Features**

Wide Common-Mode Range: -14 V to +80 V

Offset Voltage: ±20 µV

CMRR: 140 dB

Accuracy:

±1.4% Gain Error (Max)

0.3 µV/°C Offset Drift

0.005%/°C Gain Drift (Max)

Available Gains:

50 V/V: INA282 100 V/V: INA286 200 V/V: INA283 500 V/V: INA284

1000 V/V: INA285

Quiescent Current: 900 µA (Max)

# **Applications**

- Telecom Equipment
- Automotive
- **Power Management**
- Solar Inverters

# 3 Description

The INA28x family includes the INA282, INA283, INA284, INA285, and INA286 devices. These devices are voltage output current shunt monitors that can sense drops across shunts at common-mode voltages from -14 V to +80 V, independent of the supply voltage. The low offset of the zero-drift architecture enables current sensing with maximum drops across the shunt as low as 10 mV full-scale.


These current sense amplifiers operate from a single +2.7-V to +18-V supply, drawing a maximum of 900 µA of supply current. These devices are specified over the extended operating temperature range of -40°C to +125°C, and offered in SOIC-8 and VSSOP-8 packages.

#### Device Information<sup>(1)</sup>

ORDER NUMBER	PACKAGE	BODY SIZE (NOM)
INIAGOV	SOIC (8)	4.90 mm x 3.91 mm
INA28x	VSSOP (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the package option addendum at the end of the datasheet.

#### **Detailed Block Diagram**





# **Table of Contents**

1	Features 1	7.4 Device Functional Modes 15
2	Applications 1	8 Applications and Implementation 20
3	Description 1	8.1 Application Information
4	Revision History2	8.2 Typical Applications21
5	Pin Configuration and Functions3	9 Power Supply Recommendations 25
6	Specifications4	10 Layout
•	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines
	6.2 ESD Ratings	10.2 Layout Example25
	6.3 Recommended Operating Conditions 4	11 Device and Documentation Support 26
	6.4 Thermal Information	11.1 Related Links
	6.5 Electrical Characteristics5	11.2 Community Resources
	6.6 Typical Characteristics	11.3 Trademarks 26
7	Detailed Description	11.4 Electrostatic Discharge Caution
	7.1 Overview	11.5 Glossary
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable Information
	7.5 realure Description14	

# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	anges from Revision B (September 2012) to Revision C	Page
•	Added DGK (VSSOP) package to data sheet	1
•	Changed front page diagram	1
•	Added ESD Ratings and Recommended Operating Conditions tables, and Feature Description, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections	4
•	Deleted Machine Model ESD rating	4
•	Changed HBM ESD rating from ±3000 V to ±2000 V	4
•	Added RVRR as symbol for reference voltage rejection ratio	5
•	Changed order of figures in Typical Characteristics section	7
•	Changed Figure 16	8
•	Changed V <sub>DRIVE</sub> condition in Figure 19 and Figure 20	9
•	Added functional block diagram	13
•	Changed Figure 32 and Figure 33	15
•	Changed Figure 34 and Figure 35	16
•	Changed Figure 36 and Figure 37	17
•	Changed Figure 38	18
•	Changed Reference Common-Mode Rejection to Reference Voltage Rejection Ratio	18
•	Changed R <sub>CMR</sub> to RVRR in Table 1 and Table 2	19
•	Changed Figure 39	20
•	Changed Figure 40	21
_	Changed Figure 42	23



# 5 Pin Configuration and Functions

#### D and DGK Packages 8-Pin SOIC and 8-Pin VSSOP Top View



(1) NC: This pin is not internally connected. Leave the NC pin floating or connect this pin to GND.

# **Pin Descriptions**

	PIN		DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	-IN	Analog input	Connect this pin to load side of shunt resistor.
2	GND	Analog	Ground
3	REF2	Analog input	Reference voltage, 0 V to V+. See Reference Pin Connection Options section for connection options.
4	NC	_	This pin is not internally connected. Either float or connect this pin to GND.
5	OUT	Analog output	Output voltage
6	V+	Analog	Power supply, 2.7 V to 18 V
7	REF1	Analog input	Reference voltage, 0 V to V+. See Reference Pin Connection Options section for connection options.
8	+IN	Analog input	Connect this pin to supply side of shunt resistor.



# 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V+			18 V -5 +5 V -14 +80 V	
Analog inputs V V (2)	Differential (V <sub>+IN</sub> ) – (V <sub>-IN</sub> ) <sup>(3)</sup>	-5	+5	V
Analog inputs, V <sub>+IN</sub> , V <sub>-IN</sub> (2)	Common-mode	-14	+80	V
REF1, REF2, OUT		GND - 0.3	(V+) + 0.3	V
Input current into any pin			5	mA
Junction temperature			150	°C
Storage temperature range, T	- stg	-65	+150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
\ /		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CM}$	Common-mode input voltage		12		V
V+	Operating supply voltage		5		V
T <sub>A</sub>	Operating free-air temperature	-40		+125	°C

#### 6.4 Thermal Information

		INA28x		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	134.9	164.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.9	56.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.3	85.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.9	6.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.3	83.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

<sup>)</sup>  $V_{+|N}$  and  $V_{-|N}$  are the voltages at the +IN and -IN pins, respectively.

<sup>(3)</sup> Input voltages must not exceed common-mode rating.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

At  $T_A = 25^{\circ}\text{C}$ ,  $V_{+} = 5 \text{ V}$ ,  $V_{+\text{IN}} = 12 \text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048 \text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+\text{IN}} - V_{-\text{IN}}$  (unless otherwise

	PARAMETER	TE	EST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT				-			
Vos	Offset voltage, RTI <sup>(1)</sup>	V <sub>SENSE</sub> =	0 mV		±20	±70	μV
dV <sub>OS</sub> /dT	vs temperature	$V_{SENSE} = T_A = -40^\circ$	0 mV, °C to +125°C		±0.3	±1.5	μV/°C
PSRR	vs power supply	V+ = +2.7 V <sub>SENSE</sub> =	7 V to +18 V, 0 mV		3		μV/V
V <sub>CM</sub>	Common-mode input range		°C to +125°C	-14		+80	V
CMRR	Common-mode rejection ratio	V <sub>SENSE</sub> =	4 V to +80 V, 0 mV, °C to +125°C	120	140		dB
I <sub>B</sub>	Input bias current per pin (2)	V <sub>SENSE</sub> =	0 mV		25		μA
Ios	Input offset current	V <sub>SENSE</sub> =	0 mV		1		μA
	Differential input impedance	02.102			6		kΩ
REFEREN	NCE INPUTS			1		"	
	Reference input gain				1		V/V
	Reference input voltage range (3)			0		V <sub>GND</sub> + 9	V
	Divider accuracy <sup>(4)</sup>				±0.2%	±0.5%	
		INA282 INA283			±25	±75	μV/V
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.055		μV/V/°C
					±13	±30	μV/V
	Peference veltage		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.040		μV/V/°C
RVRR	Reference voltage rejection ratio	INA284			±6	±25	μV/V
KVKK	$(V_{REF}1 = V_{REF}2 = 40 \text{ mV to } 9 \text{ V},$		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.015		μV/V/°C
	V+ = 18 V)	INIAGOE			±4	±10	μV/V
	INA285	IINAZ65	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.010		μV/V/°C
		INIAGOG			±17	±45	μV/V
		INA286	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.040		μV/V/°C
GAIN <sup>(5)</sup> (0	GND + $0.5 \text{ V} \le \text{V}_{\text{OUT}} \le (\text{V+}) - 0.5 \text{ V}$	V <sub>REF1</sub> = V	/ <sub>REF2</sub> = (V+) / 2 for all dev	vices)			
		INA282, \	V+ = 5 V		50		V/V
		INA283, \	V+ = 5 V		200		V/V
G	Gain	INA284, \	V+ = 12 V		500		V/V
		INA285, \	V+ = 12 V		1000		V/V
		INA286, \	V+ = 5 V		100		V/V
		INA282, I	NA283, INA286		±0.4%	±1.4%	
	Gain error	INA284, I	NA285		±0.4%	±1.6%	
		$T_A = -40^{\circ}$	°C to +125°C		0.0008	0.005	%/°C

<sup>(1)</sup> RTI = referred-to-input.

See typical characteristic graph Figure 7.
The average of the voltage on pins REF1 and REF2 must be between V<sub>GND</sub> and the lesser of (V<sub>GND</sub> + 9 V) and V+.

Reference divider accuracy specifies the match between the reference divider resistors using the configuration in Figure 36.

See typical characteristic graph Figure 12.



# **Electrical Characteristics (continued)**


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
OUTPU	JT				
	Nonlinearity error		±0.01%		
	Output impedance		1.5		Ω
	Maximum capacitive load	No sustained oscillation	1		nF
VOLTA	AGE OUTPUT <sup>(6)</sup>				
	Swing to V+ power-supply rail	V+ = 5 V, R <sub>LOAD</sub> = 10 kΩ to GND, $T_A = -40$ °C to +125°C	(V+) - 0.17	(V+) - 0.4	V
	Swing to GND	$R_{LOAD}$ = 10 k $\Omega$ to GND, $T_A$ = -40°C to +125°C	GND + 0.015	GND + 0.04	V
FREQU	JENCY RESPONSE				
		INA282	10		kHz
		INA283	10		kHz
BW	Effective bandwidth <sup>(7)</sup>	INA284	4		kHz
		INA285	2		kHz
		INA286	10		kHz
NOISE	, RTI <sup>(1)</sup>				
	Voltage noise density	1 kHz	110		nV/√ <del>Hz</del>
POWE	R SUPPLY				
Vs	Specified voltage range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2.7	18	V
IQ	Quiescent current		600	900	μA

<sup>(6)</sup> See typical characteristic graphs Figure 16 through Figure 18.


<sup>(7)</sup> See typical characteristic graph Figure 1 and the *Effective Bandwidth* section.




# 6.6 Typical Characteristics





























# 7 Detailed Description

#### 7.1 Overview

The INA28x family of voltage output current-sensing amplifiers are specifically designed to accurately measure voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage powering the devices. This family features a common-mode range that extends 14 V below the negative supply rail, as well as up to 80 V, allowing for either low-side or high-side current sensing while the device is powered from supply voltages as low as 2.7 V.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 70  $\mu$ V with a maximum temperature contribution of 1.5  $\mu$ V/°C over the full temperature range of –40°C to +125°C.

### 7.2 Functional Block Diagram





#### 7.3 Feature Description

## 7.3.1 Selecting R<sub>S</sub>

The zero-drift offset performance of the INA28x family offers several benefits. Most often, the primary advantage of the low offset characteristic enables lower full-scale drops across the shunt. For example, nonzero-drift, current-shunt monitors typically require a full-scale range of 100 mV. The INA28x family gives equivalent accuracy at a full-scale range on the order of 10 mV. This accuracy reduces shunt dissipation by an order of magnitude, with many additional benefits. Alternatively, applications that must measure current over a wide dynamic range can take advantage of the low offset on the low end of the measurement. Most often, these applications can use the lower gains of the INA282, INA286, or INA283 to accommodate larger shunt drops on the upper end of the scale. For instance, an INA282 operating on a 3.3-V supply can easily handle a full-scale shunt drop of 55 mV, with only 70  $\mu$ V of offset.

#### 7.3.2 Effective Bandwidth

The extremely high dc CMRR of the INA28x family results from the switched-capacitor input structure. Because of this architecture, the INA28x exhibits discrete time-system behaviors, as illustrated in the *Gain vs Frequency* curve of Figure 1 and the *Step Response* curves of Figure 21 through Figure 28. The response to a step input depends in part on the phase of the internal INA28x clock when the input step occurs. It is possible to overload the input amplifier with a rapid change in input common-mode voltage (see Figure 4). Errors as a result of common-mode voltage steps or overload situations typically disappear within 15 µs after the disturbance is removed.

#### 7.3.3 Transient Protection

The -14-V to +80-V common-mode range of the INA28x family is ideal for withstanding automotive fault conditions that range from 12-V battery reversal up to 80-V transients; no additional protective components are needed up to those levels. In the event that the INA28x family is exposed to transients on the inputs in excess of its ratings, then external transient absorption with semiconductor transient absorbers (Zener diodes or transorbs) are required. Use of metal-oxide varistors (MOVs) or voltage-dependent resistors (VDRs) is not recommended except when they are used in addition to a semiconductor transient absorber. Select a transient absorber that does not allow the INA28x family to be exposed to transients greater than 80 V (that is, allow for transient absorber tolerance, as well as additional voltage as a result of transient absorber dynamic impedance). Despite the use of internal zener-type electrostatic discharge (ESD) protection, the INA28x family does not lend itself to using external resistors in series with the inputs without degrading gain accuracy.


Submit Documentation Feedback



#### 7.4 Device Functional Modes

### 7.4.1 Reference Pin Connection Options

Figure 32 illustrates a test circuit for reference-divider accuracy. The output of the INA28x family can be connected for unidirectional or bidirectional operation. Do not connect the REF1 pin or the REF2 pin to any voltage source lower than GND or higher than V+. The effective reference voltage (REF1 + REF2) / 2 must be 9 V or less. This parameter means that the V+ reference output connection shown in Figure 34 is not allowed for a V+ value greater than 9 V. However, the split-supply reference connection shown in Figure 36 is allowed for all values of V+ up to 18 V.



(1) Reference divider accuracy is determined by measuring the output with the reference voltage applied to alternate reference resistors, and calculating a result where the amplifier offset is cancelled in the final measurement.

Figure 32. Test Circuit For Reference Divider Accuracy

#### 7.4.1.1 Unidirectional Operation

Unidirectional operation allows the INA28x family to measure currents through a resistive shunt in one direction. In the case of unidirectional operation, set the output at the negative rail (near ground, and the most common connection) or at the positive rail (near V+) when the differential input is 0 V. The output moves to the opposite rail when a correct polarity differential input voltage is applied.

The required polarity of the differential input depends on the output voltage setting. If the output is set at the positive rail, the input polarity must be negative to move the output down. If the output is set at ground, the polarity is positive to move the output up.

The following sections describe how to configure the output for unidirectional operation.

#### 7.4.1.1.1 Ground Referenced Output

When using the INA28x family in ground referenced output mode, both reference inputs are connected to ground; this configuration takes the output to the negative rail when there is 0 V differential at the input (as Figure 33 shows).




Figure 33. Ground Referenced Output



#### 7.4.1.1.2 V+ Referenced Output

V+ referenced output mode is set when both reference pins are connected to the positive supply. This mode is typically used when a diagnostic scheme requires detection of the amplifier and the wiring before power is applied to the load (as shown in Figure 34).




Figure 34. V+ Referenced Output

### 7.4.1.2 Bidirectional Operation

Bidirectional operation allows the INA28x family to measure currents through a resistive shunt in two directions. In this case, the output can be set anywhere within the limits of what the reference inputs allow (that is, between 0 V to 9 V, but never to exceed the supply voltage). Typically, the reference inputs are set at half-scale for equal range in both directions. In some cases, however, the reference inputs are set at a voltage other than half-scale when the bidirectional current is nonsymmetrical.

The quiescent output voltage is set by applying voltage or voltages to the reference inputs. REF1 and REF2 are connected to internal resistors that connect to an internal offset node. There is no operational difference between the pins.

#### 7.4.1.2.1 External Reference Output

Connecting both pins together and to a reference produces an output at the reference voltage when there is no differential input; this configuration is illustrated in Figure 35. The output moves down from the reference voltage when the input is negative relative to the –IN pin and up when the input is positive relative to the –IN pin. Note that this technique is the most accurate way to bias the output to a precise voltage.




Figure 35. External Reference Output

Submit Documentation Feedback



#### 7.4.1.2.2 Splitting The Supply

By connecting one reference pin to V+ and the other to the ground pin, the output is set at half of the supply when there is no differential input, as shown in Figure 36. This method creates a midscale offset that is ratiometric to the supply voltage; thus, if the supply increases or decreases, the output remains at half the supply.




Figure 36. Split-Supply Output

#### 7.4.1.2.3 Splitting an External Reference

In this case, an external reference is divided by two with an accuracy of approximately 0.5% by connecting one REF pin to ground and the other REF pin to the reference (as Figure 37 illustrates).




Figure 37. Split Reference Output

#### 7.4.2 Shutdown


While the INA28x family does not provide a shutdown pin, the quiescent current of 600 µA enables the device to be powered from the output of a logic gate. Take the gate low to shut down the INA28x family devices.

### 7.4.3 Extended Negative Common-Mode Range

Using a negative power supply can extend the common-mode range 14 V more negative than the supply used. For instance, a –10-V supply allows up to a –24-V negative common-mode. Remember to keep the total voltage between the GND pin and V+ pin to less than 18 V. The positive common-mode decreases by the same amount.

The reference input simplifies this type of operation because the output quiescent bias point is always based on the reference connections. Figure 38 shows a circuit configuration for common-mode ranges from –24 V to +70 V.





(1) Connect the REF pins as desired; however, they cannot exceed 9 V above the GND pin voltage.

Figure 38. Circuit Configuration for Common-Mode Ranges from -24 V to +70 V

### 7.4.4 Calculating Total Error

The electrical specifications for the INA28x family of devices include the typical individual errors terms such as gain error, offset error, and nonlinearity error. Total error including all of these individual error components is not specified in the *Electrical Characteristics* table. In order to accurately calculate the expected error of the device, the operating conditions of the device must first be known. Some current shunt monitors specify a total error in the product data sheet. However, this total error term is accurate under only one particular set of operating conditions. Specifying the total error at this one point has little practical value because any deviation from these specific operating conditions no longer yields the same total error value. This section discusses the individual error sources, with information on how to apply them in order to calculate the total error value for the device under any normal operating conditions.

The typical error sources that have the largest impact on the total error of the device are input offset voltage, common-mode rejection ratio, gain error, and nonlinearity error. For the INA28x, an additional error source referred to as *reference voltage rejection ratio* is also included in the total error value.

The nonlinearity error of the INA28x is relatively low compared to the gain error specification. This low error results in a gain error that can be expected to be relatively constant throughout the linear input range of the device. While the gain error remains constant across the linear input range of the device, the error associated with the input offset voltage does not. As the differential input voltage developed across a shunt resistor at the input of the INA28x decreases, the inherent input offset voltage of the device becomes a larger percentage of the measured input signal resulting in an increase in error in the measurement. This varying error is present among all current shunt monitors, given the input offset voltage ratio to the voltage being sensed by the device. The relatively low input offset voltages present in the INA28x devices limit the amount of contribution the offset voltage has on the total error term.

The term *reference voltage rejection ratio* refers to the amount of error induced by applying a reference voltage to the INA28x device that deviates from the inherent bias voltage present at the output of the first stage of the device. The output of the switched-capacitor network and first-stage amplifier has an inherent bias voltage of approximately 2.048 V. Applying a reference voltage of 2.048 V to the INA28x reference pins results in no additional error term contribution. Applying a voltage to the reference pins that differs from 2.048 V creates a voltage potential in the internal difference amplifier, resulting in additional current flowing through the resistor network. As a result of resistor tolerances, this additional current flow causes additional error at the output because of resistor mismatches. Additionally, as a result of resistor tolerances, this additional current flow causes additional error at the output based on the common-mode rejection ratio of the output stage amplifier. This error term is referred back to the input of the device as additional input offset voltage. Increasing the difference between the 2.048 V internal bias and the external reference voltage results in a higher input offset voltage. Also, as the error at the output is referred back to the input, there is a larger impact on the input-referred offset, V<sub>OS</sub>, for the lower-gain versions of the device.

Submit Documentation Feedback



Two examples are provided that detail how different operating conditions can affect the total error calculations. Typical and maximum calculations are shown as well, to provide the user more information on how much error variance is present from device to device.

### 7.4.4.1 Example 1

INA282; V+ = 5 V;  $V_{CM}$  = 12 V;  $V_{REF1}$  =  $V_{REF2}$  = 2.048 V;  $V_{SENSE}$  = 10 mV

Table 1. Example 1

Table II Example I							
TERM	SYMBOL	EQUATION	TYPICAL VALUE	MAXIMUM VALUE			
Initial input offset voltage	V <sub>OS</sub>	_	20 μV	70 μV			
Added input offset voltage because of common-mode voltage	V <sub>OS_CM</sub>	$\frac{1}{10^{\left(\frac{\text{CMRR\_dB}}{20}\right)}} \times (V_{\text{CM}} - 12V)$	0 μV	0 μV			
Added input offset voltage because of reference voltage	V <sub>OS_REF</sub>	RVRR × (2.048 V - V <sub>REF</sub> )	0 μV	0 μV			
Total input offset voltage	V <sub>OS_Total</sub>	$\sqrt{(V_{OS})^2 + (V_{OS\_CM})^2 + (V_{OS\_REF})^2}$	20 μV	70 μV			
Error from input offset voltage	Error_V <sub>OS</sub>	$\frac{V_{OS\_Total}}{V_{SENSE}} \times 100$	0.20%	0.70%			
Gain error	Error_Gain	_	0.40%	1.40%			
Nonlinearity error	Error_Lin	_	0.01%	0.01%			
Total error	_	$\sqrt{(\text{Error}_V_{OS})^2 + (\text{Error}_Gain)^2 + (\text{Error}_Lin)^2}$	0.45%	1.56%			

### 7.4.4.2 Example 2

INA286; V + = 5 V;  $V_{CM} = 24 \text{ V}$ ;  $V_{REF1} = V_{REF2} = 0 \text{ V}$ ;  $V_{SENSE} = 10 \text{ mV}$ 

### Table 2. Example 2

TERM	SYMBOL	EQUATION	TYPICAL VALUE	MAXIMUM VALUE
Initial input offset voltage	V <sub>OS</sub>	_	20 μV	70 μV
Added input offset voltage because of common-mode voltage	Vos_cm	$\frac{1}{10^{\left(\frac{CMRR\_dB}{20}\right)}} \times (V_{CM} - 12V)$	1.2 μV	12 μV
Added input offset voltage because of reference voltage	$V_{OS\_REF}$	RVRR×(2.048 V - V <sub>REF</sub> )	34.8 μV	92.2 μV
Total input offset voltage	V <sub>OS_Total</sub>	$\sqrt{(V_{OS})^2 + (V_{OS\_CM})^2 + (V_{OS\_REF})^2}$	40.2 μV	116.4 μV
Error from input offset voltage	Error_V <sub>OS</sub>	$\frac{V_{OS\_Total}}{V_{SENSE}} \times 100$	0.40%	1.16%
Gain error	Error_Gain	_	0.40%	1.40%
Nonlinearity error	Error_Lin	_	0.01%	0.01%
Total error	_	$\sqrt{(\text{Error}_V_{OS})^2 + (\text{Error}_Gain)^2 + (\text{Error}_Lin)^2}$	0.57%	1.82%



# 8 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The INA28x family of devices measure the voltage developed across a current-sensing resistor when current passes through it. The ability to drive the reference pins to adjust the functionality of the output signal is shown in multiple configurations.

#### 8.1.1 Basic Connections

Figure 39 shows the basic connection of an INA28x family device. Connect the input pins, +IN and -IN, as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.




Figure 39. Basic Connections

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.


Submit Documentation Feedback



# 8.2 Typical Applications

# 8.2.1 Current Summing

The outputs of multiple INA28x family devices are easily summed by connecting the output of one INA28x family device to the reference input of a second INA28x family device. The circuit configuration shown in Figure 40 is an easy way to achieve current summing.



NOTE: The voltage applied to the reference inputs must not exceed 9 V.

Figure 40. Summing the Outputs of Multiple INA28x Family Devices



# **Typical Applications (continued)**

### 8.2.1.1 Design Requirements


In order to sum multiple load currents, multiple INA28x devices must be connected. Figure 40 shows summing for two devices. Summing beyond two devices is possible by repeating this connection. The reference input of the first INA28x family device sets the output quiescent level for all the devices in the string.

#### 8.2.1.2 Detailed Design Procedure

Connect the output of one INA28x family device to the reference input of the next INA28x family device in the chain. Use the reference input of the first circuit to set the reference of the final summed output. The currents sensed at each circuit in the chain are summed at the output of the last device in the chain.

### 8.2.1.3 Application Curves

An example output response of a summing configuration is shown in Figure 41. The reference pins of the first circuit are connected to ground, and sine waves at different frequencies are applied to the two circuits to produce a summed output as shown. The sine wave voltage input for the first circuit is offset so that the whole wave is above GND.



 $V_{RFF} = 0 V$ 

Figure 41. Current Summing Application Output Response


22



# **Typical Applications (continued)**

### 8.2.2 Current Differencing

Occasionally, the need arises to confirm that the current into a load is identical to the current out of a load, usually as part of diagnostic testing or fault detection. This situation requires precision current differencing, which is the same as summing except that the two amplifiers have the inputs connected opposite of each other.



NOTE: The voltage applied to the reference inputs must not exceed 9 V.

Figure 42. Current Differencing Using an INA28x Family Device



### **Typical Applications (continued)**

#### 8.2.2.1 Design Requirements


For current differencing, connect two INA28x devices, and have the inputs connected opposite to each other, as shown in Figure 42. The reference input of the first INA28x family device sets the output quiescent level for all the devices in the string.

#### 8.2.2.2 Detailed Design Procedure

Connect the output of one INA28x family device to the reference input of the second INA28x family device. The reference input of the first circuit sets the reference at the output. This circuit example is identical to the current summing example, except that the two shunt inputs are reversed in polarity. Under normal operating conditions, the final output is very close to the reference value and proportional to any current difference. This current differencing circuit is useful in detecting when current in to and out of a load do not match.

### 8.2.2.3 Application Curves

An example output response of a difference configuration is shown in Figure 43. The reference pins of the first circuit are connected to a reference voltage of 2.048 V. The inputs to each circuit is a 100-Hz sine wave, 180° out of phase with each other, resulting in a zero output as shown. The sine wave input to the first circuit is offset so that the input wave is completely above GND.



 $V_{REF} = 2.048 \text{ V}$ 

Figure 43. Current Differencing Application Output Response

24



# 9 Power Supply Recommendations

The INA28x family makes accurate measurements well outside of its own power-supply voltage (V+) because the inputs (+IN and -IN) operate anywhere between -14 V and +80 V independent of V+. For example, the V+ power supply can be 5 V while the common-mode voltage being monitored by the shunt may be as high as 80 V. Of course, the output voltage range of the INA28x family is constrained by the V+ supply voltage. Note that when the power to the INA28x family is off (that is, no voltage is supplied to the V+ pin), the input pins (+IN and -IN) are high impedance with respect to ground and typically leak less than  $\pm 1~\mu$ A over the full common-mode range of -14 V to +80 V

# 10 Layout

### 10.1 Layout Guidelines

Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current resistor, any additional high-current carrying impedance causes significant measurement errors.

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1  $\mu$ F. Add additional decoupling capacitance to compensate for noisy or high-impedance power supplies.

## 10.2 Layout Example




Figure 44. Layout Example



# 11 Device and Documentation Support

#### 11.1 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
INA282	Click here	Click here	Click here	Click here	Click here
INA283	Click here	Click here	Click here	Click here	Click here
INA284	Click here	Click here	Click here	Click here	Click here
INA285	Click here	Click here	Click here	Click here	Click here
INA286	Click here	Click here	Click here	Click here	Click here

# 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided AS IS by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

www.ti.com

17-Jun-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
INA282AID	Last Time Buy	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I282A	
INA282AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFI, CFIF)	
INA282AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFI, CFIF)	
INA282AIDGKT	Last Time Buy	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFI, CFIF)	
INA282AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I282A	
INA282AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I282A	
INA282AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I282A	
INA282AIDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I282A	
INA283AID	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 125	I283A	
INA283AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFJ, CFJF)	
INA283AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFJ, CFJF)	
INA283AIDGKT	Obsolete	Production	VSSOP (DGK)   8	-	-	Call TI	Call TI	-40 to 125	(CFJ, CFJF)	
INA283AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I283A	
INA283AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I283A	
INA283AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I283A	
INA283AIDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I283A	
INA284AID	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 125	I284A	
INA284AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFK, CFKF)	
INA284AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFK, CFKF)	
INA284AIDGKT	Obsolete	Production	VSSOP (DGK)   8	-	-	Call TI	Call TI	-40 to 125	(CFK, CFKF)	
INA284AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I284A	
INA284AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I284A	
INA284AIDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I284A	
INA285AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFL, CFLF)	
INA285AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(CFL, CFLF)	
INA285AIDGKT	Obsolete	Production	VSSOP (DGK)   8	-	-	Call TI	Call TI	-40 to 125	(CFL, CFLF)	
INA285AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I285A	
INA285AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I285A	



17-Jun-2025



www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
INA286AID	Last Time Buy	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I286A
INA286AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(ODY, ODYF)
INA286AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(ODY, ODYF)
INA286AIDGKT	Obsolete	Production	VSSOP (DGK)   8	-	-	Call TI	Call TI	-40 to 125	(ODY, ODYF)
INA286AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I286A
INA286AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I286A
INA286AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I286A
INA286AIDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I286A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF INA282, INA283, INA284, INA285, INA286:

• Automotive : INA282-Q1, INA283-Q1, INA284-Q1, INA285-Q1, INA286-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 25-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA282AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA282AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA282AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA282AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA283AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA283AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA283AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA284AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA285AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA285AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA286AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA286AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA286AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 25-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA282AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA282AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA282AIDR	SOIC	D	8	2500	353.0	353.0	32.0
INA282AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0
INA283AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA283AIDR	SOIC	D	8	2500	353.0	353.0	32.0
INA283AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0
INA284AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA285AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA285AIDR	SOIC	D	8	2500	353.0	353.0	32.0
INA286AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA286AIDR	SOIC	D	8	2500	353.0	353.0	32.0
INA286AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Jul-2025

# **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA282AID	D	SOIC	8	75	506.6	8	3940	4.32
INA286AID	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated