

VOLTAGE OUTPUT, UNIDIRECTIONAL MEASUREMENT CURRENT-SHUNT MONITOR

Check for Samples: [INA271-HT](#)

FEATURES

- **Wide Common-Mode Range:** -16V to $+80\text{V}$
- **CMRR:** 78dB
- **Accuracy:**
 $\pm 10\text{mV}$ Offset (max)
 $\pm 7.5\%$ Gain Error (max)
 $100\mu\text{V}/^\circ\text{C}$ Offset Drift (max)
- **Bandwidth:** Up to 130kHz
- **Transfer Function:** 20V/V
- **Quiescent Current:** 1600 μA (max)
- **Power Supply:** $+2.7\text{V}$ to $+18\text{V}$
- **Provision for Filtering**

APPLICATIONS

- Down-Hole Drilling
- High Temperature Environments

SUPPORTS EXTREME TEMPERATURE APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extreme ($-55^\circ\text{C}/210^\circ\text{C}$) Temperature Range ⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- Texas Instruments high temperature products utilize highly optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures.


(1) Custom temperature ranges available

DESCRIPTION

The INA271 is a current-shunt monitor with voltage output and can sense drops across current shunts at common-mode voltages from -16V to $+80\text{V}$, independent of the supply voltage. The INA271 pinouts readily enable filtering.

The INA271 is available with a 20V/V output voltage scale. The 130kHz bandwidth simplifies use in current-control loops.

The INA271 operates from a single $+2.7\text{V}$ to $+18\text{V}$ supply, drawing a maximum of 1600 μA of supply current. This device is specified over the extended operating temperature range of -55°C to $+210^\circ\text{C}$.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

BARE DIE INFORMATION

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
11 mils.	Silicon with backgrind	GND	Al-Cu (0.5%)	598 nm






Table 1. Bond Pad Coordinates in Microns

DISCRIPTION	PAD NUMBER	X min	Y min	X max	Y max
IN-	1	64.35	1012.41	139.41	1087.47
GND	2	61.83	648.81	136.89	723.87
PRE OUT	3	61.83	520.29	136.89	595.35
BUF IN	4	70.92	152.37	145.98	227.43
OUT	5	616.32	152.37	691.38	227.43
V+	6	621.99	386.55	697.05	461.61
NC	7	622.44	648.81	697.5	723.87
IN+	8	622.89	1012.41	697.95	1087.47

PIN CONFIGURATION



ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 175°C	AHD	INA271AHD	INA271AHD
–55°C to 210°C	KGD (bare die)	INA271SKGD1	NA
		INA271SKGD2	
	HKJ	INA271SHKJ	INA271SHKJ
	HKQ	INA271SHKQ	INA271SHKQ

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		UNIT
Supply Voltage (V _S)	+18	V
Analog Inputs, V _{IN+} , V _{IN–} :		
Differential, (V _{IN+}) – (V _{IN–})	–18 to +18	V
Common-Mode	–16 to +80	V
Analog Output:		
OUT and PRE OUT Pins	GND – 0.3 to (V ₊) + 0.3	V
Input Current Into Any Pin	5	mA
Operating Temperature	–55 to +210	°C
Storage Temperature	–65 to +210	°C
Junction Temperature	+210	°C
ESD Ratings:		
Human Body Model	3000	V
Charged-Device Model	750	V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

THERMAL CHARACTERISTICS FOR HKJ OR HKQ PACKAGE

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
θ _{JC}	Junction-to-case thermal resistance	to ceramic side of case		5.7	°C/W
		to top of case lid (metal side of case)		13.7	

ELECTRICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, $V_{CM} = +12\text{V}$, $V_{SENSE} = 100\text{mV}$, and PRE OUT connected to BUF IN, unless otherwise noted.

PARAMETER		CONDITIONS	T _A = −55°C to 125°C			T _A = −55°C to 175°C			T _A = 210°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
INPUT												
Full-Scale Input Voltage	V _{SENSE}	V _{SENSE} = (V _{IN+}) + (V _{IN−})		0.15	(V _S − 0.2)/Gain					0.15	(V _S − 0.2)/Gain	V
Common-Mode Input Range	V _{CM}		−16		80				−16		80	V
Common-Mode Rejection Ratio	CMRR	V _{IN+} = −16V to +80V	80	120				70	78			dB
		V _{IN+} = +12V to +80V	100	120				81	89			
Offset Voltage, RTI ⁽¹⁾	V _{OS}	V _S = +2.7V to +18V, V _{CM} = +18V		±0.6	±3					±5	±10	mV
vs Temperature	dV _{OS} /dT			3.3	20					42	100	μV/°C
vs Power-Supply	PSR			5	100					130	320	μV/V
Input Bias Current, V _{IN−} Pin	I _B			±8	±16					±16	±25	μA
PRE OUT Output Impedance ⁽²⁾				96						96		kΩ
Buffer Input Bias Current				−50						−50		nA
Buffer Input Bias Current Temperature Coefficient				±0.03						±0.03		nA/°C
OUTPUT (V _{SENSE} ≥ 20mV) ⁽³⁾												
Gain: INA271 Total Gain	G	V _{SENSE} = 20mV to 100mV		20						20		V/V
Output Buffer Gain	G _{BUF}			2						2		V/V
Total Gain Error				±0.2	±2					±1	±7.5	%
vs Temperature					50					300		ppm/°C
Total Output Error ⁽⁴⁾		V _{SENSE} = 20mV to 100mV		±1	±3					±4.6	±11.5	%
Nonlinearity Error				±0.002						±0.002		%
Output Impedance	R _O			1.5						1.5		Ω
Maximum Capacitive Load		No Sustained Oscillation		10						10		nF
VOLTAGE OUTPUT ⁽⁵⁾												
		R _L = 10kΩ to GND										
Swing to V+ Power-Supply Rail				(V+) − 0.05	(V+) − 0.2					(V+) − 0.13	(V+) − 0.2	V
Swing to GND ⁽⁶⁾				V _{GND} + 0.003	V _{GND} + 0.05					V _{GND} + 0.22	V _{GND} + 0.42	V
FREQUENCY RESPONSE												
Bandwidth	BW	C _{LOAD} = 5pF		130						130		kHz
Phase Margin		C _{LOAD} < 10nF		40						40		degrees
Slew Rate	SR			1						1		V/μs
Settling Time (1%)	t _S	V _{SENSE} = 10mV to 100mV _{PP} , C _{LOAD} = 5pF		2						2		μs

(1) RTI means *Referred-to-Input*.

(2) Initial resistor variation is $\pm 30\%$ with an additional $-2200\text{ppm}/^\circ\text{C}$ temperature coefficient.

(3) For output behavior when $V_{SENSE} < 20\text{mV}$, see the Application Information section [Accuracy Variations as A Result of \$V_{SENSE}\$ and Common-Mode Voltage](#).

(4) Total output error includes effects of gain error and V_{OS} .

(5) See typical characteristic curve *Output Swing vs Output Current* and Application Information section [Accuracy Variations as A Result of \$V_{SENSE}\$ and Common-Mode Voltage](#).


(6) Ensured by design; not production tested.

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, $V_{CM} = +12\text{V}$, $V_{SENSE} = 100\text{mV}$, and PRE OUT connected to BUF IN, unless otherwise noted.

PARAMETER	CONDITIONS	$T_A = -55^\circ\text{C to } 125^\circ\text{C}$			$T_A = -55^\circ\text{C to } 175^\circ\text{C}$			$T_A = 210^\circ\text{C}$			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
NOISE < RTI⁽⁷⁾											
Voltage Noise Density	e_n		40						40		nV/ $\sqrt{\text{Hz}}$
POWER SUPPLY											
Operating Range	V_S	2.7		18				2.7		18	V
Quiescent Current	I_Q		740	1200					1160	1600	μA
			350	950					895	1600	
TEMPERATURE RANGE											
Specified Temperature Range		-55		125				-55		210	$^\circ\text{C}$
Operating Temperature Range		-55		125				-55		210	$^\circ\text{C}$

(7) RTI means *Referred-to-Input*.



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. INA271SKGD1/INA271SKGD2/INA271SHKJ/INA271SHKQ Operating Life Derating Chart

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_S = +12\text{V}$, $V_{CM} = 12\text{V}$, and $V_{SENSE} = 100\text{mV}$, unless otherwise noted.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = +12\text{V}$, $V_{CM} = 12\text{V}$, and $V_{SENSE} = 100\text{mV}$, unless otherwise noted.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.






Figure 13.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = +12\text{V}$, $V_{CM} = 12\text{V}$, and $V_{SENSE} = 100\text{mV}$, unless otherwise noted.

**Figure 14.****Figure 15.**

TRANSIENT PROTECTION

The -16V to $+80\text{V}$ common-mode range of the INA271 is ideal for withstanding automotive fault conditions ranging from 12V battery reversal up to $+80\text{V}$ transients, since no additional protective components are needed up to those levels. In the event that the INA271 is exposed to transients on the inputs in excess of their ratings, external transient absorption with semiconductor transient absorbers (zeners or Transzorbs) will be necessary.

Use of MOVs or VDRs is not recommended except when they are used in addition to a semiconductor transient absorber. Select the transient absorber such that it will never allow the INA271 to be exposed to transients greater than 80V (that is, allow for transient absorber tolerance, as well as additional voltage because of transient absorber dynamic impedance). Despite the use of internal zener-type ESD protection, the INA271 is not suited to using external

resistors in series with the inputs since the internal gain resistors can vary up to $\pm 30\%$, but is tightly matched (if gain accuracy is not important, then resistors can be added in series with the INA271 inputs with two equal resistors on each input).

OUTPUT VOLTAGE RANGE

The output of the INA271 is accurate within the output voltage swing range set by the power-supply pin, $V+$.

The INA271 readily enables the inclusion of filtering between the preamp output and buffer input. Single-pole filtering can be accomplished with a single capacitor because of the $96\text{k}\Omega$ output impedance at PRE OUT on pin 3, as shown in Figure 17a.

The INA271 readily lends itself to second-order Sallen-Key configurations, as shown in Figure 17b. When designing these configurations consider that the PRE OUT $96\text{k}\Omega$ output impedance exhibits an initial variation of $\pm 30\%$ with the addition of a $-2200\text{ppm}/^\circ\text{C}$ temperature coefficient.




Figure 17. The INA271 can be easily connected for first- or second-order filtering. Remember to use the appropriate buffer gain of 2 when designing Sallen-Key configurations.

ACCURACY VARIATIONS AS A RESULT OF V_{SENSE} AND COMMON-MODE VOLTAGE

The accuracy of the INA271 current shunt monitor is a function of two main variables: V_{SENSE} ($V_{IN+} - V_{IN-}$) and common-mode voltage, V_{CM} , relative to the supply voltage, V_S . V_{CM} is expressed as $(V_{IN+} + V_{IN-})/2$; however, in practice, V_{CM} is seen as the voltage at V_{IN+} because the voltage drop across V_{SENSE} is usually small.

This section addresses the accuracy of these specific operating regions:

Normal Case 1: $V_{SENSE} \geq 20\text{mV}$, $V_{CM} \geq V_S$

Normal Case 2: $V_{SENSE} \geq 20\text{mV}$, $V_{CM} < V_S$

Low V_{SENSE} Case 1:

$V_{SENSE} < 20\text{mV}$, $-16\text{V} \leq V_{CM} < 0$

Low V_{SENSE} Case 2:

$V_{SENSE} < 20\text{mV}$, $0\text{V} \leq V_{CM} \leq V_S$

Low V_{SENSE} Case 3:

$V_{SENSE} < 20\text{mV}$, $V_S < V_{CM} \leq 80\text{V}$

Normal Case 1: $V_{SENSE} \geq 20\text{mV}$, $V_{CM} \geq V_S$

This region of operation provides the highest accuracy. Here, the input offset voltage is characterized and measured using a two-step method. First, the gain is determined by Equation 1.

$$G = \frac{V_{OUT1} - V_{OUT2}}{100\text{mV} - 20\text{mV}} \quad (1)$$

where:

V_{OUT1} = Output Voltage with $V_{SENSE} = 100\text{mV}$

V_{OUT2} = Output Voltage with $V_{SENSE} = 20\text{mV}$

Then the offset voltage is measured at $V_{SENSE} = 100\text{mV}$ and referred to the input (RTI) of the current shunt monitor, as shown in Equation 2.

$$V_{OS\text{RTI}} (\text{Referred-To-Input}) = \left[\frac{V_{OUT1}}{G} \right] - 100\text{mV} \quad (2)$$

In the [Typical Characteristics](#), the *Output Error vs Common-Mode Voltage* curve (Figure 7) shows the highest accuracy for the this region of operation. In this plot, $V_S = 12\text{V}$; for $V_{CM} \geq 12\text{V}$, the output error is at its minimum. This case is also used to create the $V_{SENSE} \geq 20\text{mV}$ output specifications in the [Electrical Characteristics](#) table.

Normal Case 2: $V_{SENSE} \geq 20\text{mV}$, $V_{CM} < V_S$

This region of operation has slightly less accuracy than Normal Case 1 as a result of the common-mode operating area in which the part functions, as seen in the *Output Error vs Common-Mode Voltage* curve (Figure 7). As noted, for this graph $V_S = 12\text{V}$; for $V_{CM} < 12\text{V}$, the Output Error increases as V_{CM} becomes less than 12V , with a typical maximum error of 0.005% at the most negative $V_{CM} = -16\text{V}$.

Low V_{SENSE} Case 1:

$V_{SENSE} < 20\text{mV}$, $-16\text{V} \leq V_{CM} < 0$; and

Low V_{SENSE} Case 3:

$V_{SENSE} < 20\text{mV}$, $V_S < V_{CM} \leq 80\text{V}$

Although the INA271 is not designed for accurate operation in either of these regions, some applications are exposed to these conditions. For example, when monitoring power supplies that are switched on and off while V_S is still applied to the INA271, it is important to know what the behavior of the device will be in these regions.

As V_{SENSE} approaches 0mV , in these V_{CM} regions, the device output accuracy degrades. A larger-than-normal offset can appear at the current shunt monitor output with a typical maximum value of $V_{OUT} = 60\text{mV}$ for $V_{SENSE} = 0\text{mV}$. As V_{SENSE} approaches 20mV , V_{OUT} returns to the expected output value with accuracy as specified in the [Electrical Characteristics](#). Figure 18 shows this effect (Gain = 20).




Figure 18. Example for Low V_{SENSE} Cases 1 and 3 (Gain = 20)

Low V_{SENSE} Case 2: $V_{SENSE} < 20\text{mV}$, $0\text{V} \leq V_{CM} \leq V_S$

This region of operation is the least accurate for the INA271. To achieve the wide input common-mode voltage range, this device uses two op amp front ends in parallel. One op amp front end operates in the positive input common-mode voltage range, and the other in the negative input region. For this case, neither of these two internal amplifiers dominates and overall loop gain is very low. Within this region, V_{OUT} approaches voltages close to linear operation levels for Normal Case 2.

This deviation from linear operation becomes greatest the closer V_{SENSE} approaches 0V. Within this region, as V_{SENSE} approaches 20mV, device operation is closer to that described by Normal Case 2. Figure 19 illustrates this behavior for the INA271. The V_{OUT} maximum peak for this case is determined by maintaining a constant V_S , setting $V_{SENSE} = 0\text{mV}$, and sweeping V_{CM} from 0V to V_S . The exact V_{CM} at which V_{OUT} peaks during this case varies from part to part. The maximum peak voltage for the INA271 is 0.4V.





Figure 19. Example for Low V_{SENSE} Case 2 (Gain = 20)

SHUTDOWN

The INA271 does not provide a shutdown pin; however, because it consumes a quiescent current less than 1mA, it can be powered by either the output of logic gates or by transistor switches to supply power. Driving the gate low shuts down the INA271. Use a totem-pole output buffer or gate that can provide sufficient drive along with 0.1 μF bypass capacitor, preferably ceramic with good high-frequency characteristics. This gate should have a supply voltage of 3V or greater because the INA271 requires a minimum supply greater than 2.7V. In addition to eliminating quiescent current, this gate also turns off the 10 μA bias current present at each of the inputs. Note that the IN+ and IN– inputs are able to withstand full common-mode voltage under all powered and under-powered conditions. An example shutdown circuit is illustrated in Figure 20.

RFI/EMI

Attention to good layout practices is always recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Small ceramic capacitors placed directly across amplifier inputs can reduce RFI/EMI sensitivity. PCB layout should locate the amplifier as far away as possible from RFI sources. Sources can include other components in the same system as the amplifier itself, such as inductors (particularly switched inductors handling a lot of current and at high frequencies). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. If the amplifier cannot be located away from sources of radiation, shielding may be needed. Twisting wire input leads makes them more resistant to RF fields. The difference in input pin location of the INA271 versus the INA193–INA198 may provide different EMI performance.



(1) 74HC04 is not tested or characterized at 210°C.

Figure 20. INA271 Example Shutdown Circuit

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA271SHKJ	Active	Production	CFP (HKJ) 8	25 TUBE	Yes	Call TI	N/A for Pkg Type	-55 to 210	INA271 SHKJ
INA271SHKJ.A	Active	Production	CFP (HKJ) 8	25 TUBE	Yes	Call TI	N/A for Pkg Type	-55 to 210	INA271 SHKJ
INA271SHKQ	Active	Production	CFP (HKQ) 8	25 TUBE	Yes	AU	N/A for Pkg Type	-55 to 210	INA271S HKQ
INA271SHKQ.A	Active	Production	CFP (HKQ) 8	25 TUBE	Yes	AU	N/A for Pkg Type	-55 to 210	INA271S HKQ
INA271SKGD1	Active	Production	XCEPT (KGD) 0	252 BULK	Yes	Call TI	N/A for Pkg Type	-55 to 210	
INA271SKGD1.A	Active	Production	XCEPT (KGD) 0	252 BULK	Yes	Call TI	N/A for Pkg Type	-55 to 210	
INA271SKGD2	Active	Production	XCEPT (KGD) 0	10 TUBE	Yes	Call TI	N/A for Pkg Type	-55 to 210	
INA271SKGD2.A	Active	Production	XCEPT (KGD) 0	10 TUBE	Yes	Call TI	N/A for Pkg Type	-55 to 210	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA271-HT :

- Catalog : [INA271](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA271SHKJ	HKJ	CFP	8	25	506.98	26.16	6220	NA
INA271SHKJ.A	HKJ	CFP	8	25	506.98	26.16	6220	NA
INA271SHKQ	HKQ	CFP	8	25	506.98	26.16	6220	NA
INA271SHKQ.A	HKQ	CFP	8	25	506.98	26.16	6220	NA

MECHANICAL DATA

HKQ (R-CDFP-G8)


CERAMIC GULL WING



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals will be gold plated.
 - E. Lid is not connected to any lead.

HKJ (R-CDFP-F8)

CERAMIC DUAL FLATPACK



4209892/A 10/08

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - The terminals will be gold plated.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated