


# **INAx126 MicroPower Instrumentation Amplifiers**

## 1 Features

- Low quiescent current: 175µA/channel
- Wide supply range: ±1.35V to ±18V
- Low offset voltage: 250µV maximum
- Low offset drift: 3µV/°C maximum
- Low noise: 35 nV/√Hz
- Low input bias current: 25nA maximum
- Temperature range: -40°C to +85°C
- Multiple package options:
  - Single channel:
    - INA126P/PA 8-pin PDIP (P)
    - INA126U/UA 8-pin SOIC (D)
    - INA126E/EA 8-pin VSSOP (DGK)
  - Dual channels:
    - INA2126P/PA 16-pin PDIP (N)
    - INA2126U/UA 16-pin SOIC (D)
    - INA2126E/EA 16-pin SSOP (DBQ)

# 2 Applications

- Level transmitter
- Flow transmitter
- Multiparameter patient monitor
- Mixed module (AI, AO, DI, DO)
- AC charging (pile) station
- Infusion pump
- Electrocardiogram (ECG)



Simplified Schematic: INA126

## 3 Description

The INA126 and INA2126 (INAx126) are precision instrumentation amplifiers for accurate, low-noise, differential-signal acquisition. The two-op-amp design provides excellent performance with low quiescent current (175µA/channel). These features combined with a wide operating voltage range of ±1.35V to ±18V make the INAx126 a great choice for portable instrumentation and data acquisition systems.


Gain can be set from 5V/V to 10000V/V with a single external resistor. Precision input circuitry provides low offset voltage (250µV, maximum), low offset voltage drift (3µV/°C, maximum), and excellent common-mode rejection.

All versions are specified for the -40°C to +85°C industrial temperature range.

#### **Device Information**

PART NUMBER	CHANNEL COUNT	PACKAGE <sup>(1)</sup>
		P (PDIP, 8)
INA126	Single	D (SOIC, 8)
		DGK (VSSOP, 8)
		N (PDIP, 16)
INA2126	Dual	D (SOIC, 16)
		DBQ (SSOP, 16)

For more information, see Section 10.



Simplified Schematic: INA2126



# **Table of Contents**

1 Features	1	7 Application and Implementation	14
2 Applications	1	7.1 Application Information	. 14
3 Description		7.2 Typical Application	
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations	
5 Specifications	<u>5</u>	7.4 Layout	
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	
5.2 ESD Ratings	<u>5</u>	8.1 Device Support	. 21
5.3 Recommended Operating Conditions	5	8.2 Documentation Support	
5.4 Thermal Information: INA126	6	8.3 Receiving Notification of Documentation Updates	21
5.5 Thermal Information: INA2126	6	8.4 Support Resources	. 21
5.6 Electrical Characteristics	7	8.5 Trademarks	21
5.7 Typical Characteristics	9	8.6 Electrostatic Discharge Caution	21
6 Detailed Description		8.7 Glossary	21
6.1 Overview		9 Revision History	. 22
6.2 Functional Block Diagram	13	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description	13	Information	. 23
6.4 Device Functional Modes			



# 4 Pin Configuration and Functions




Figure 4-1. INA126: P (8-Pin PDIP), D (8-Pin SOIC), and DGK (8-Pin VSSOP) Packages, Top View

Table 4-1. Pin Functions: INA126

	PIN	TYPE(1)	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1, 8	R <sub>G</sub>	_	Gain setting pin. For gains greater than 5 place a gain resistor between pin 1 and pin 8.
2	V-IN	I	Negative input
3	V+IN	I	Positive input
4	V-	_	Negative supply
5	Ref	I	Reference input. This pin must be driven by a low impedance or connected to ground.
6	Vo	0	Output
7	V+	_	Positive supply

(1) I = input, O = output






Figure 4-2. INA2126: N (16-Pin PDIP), D (16-Pin SOIC), and DBQ (16-Pin SSOP) Packages, Top View

Table 4-2. Pin Functions: INA2126

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	ITPE(''	DESCRIPTION
1	V- <sub>INA</sub>	1	Negative input for amplifier A
2	V+ <sub>INA</sub>	1	Positive input for amplifier A
3, 4	R <sub>GA</sub>	_	Gain setting pin for amplifier A. For gains greater than 5 place a gain resistor between pin 3 and pin 4.
5	Ref <sub>A</sub>	1	Reference input for amplifier A. This pin must be driven by a low impedance or connected to ground.
6	V <sub>OA</sub>	0	Output of amplifier A
7	Sense <sub>A</sub>	1	Feedback for amplifier A. Connect to VOA, amplifier A output.
8	V-	_	Negative supply
9	V+	_	Positive supply
10	Sense <sub>B</sub>	I	Feedback for amplifier B. Connect to VOB, amplifier B output.
11	V <sub>OB</sub>	0	Output of amplifier B
12	Ref <sub>B</sub>	1	Reference input for amplifier B. This pin must be driven by a low impedance or connected to ground.
13, 14	R <sub>GB</sub>	_	Gain setting pin for amplifier B. For gains greater than 5 place a gain resistor between pin 13 and pin 14.
15	V+ <sub>INB</sub>	I	Positive input for amplifier B
16	V- <sub>INB</sub>	I	Negative input for amplifier B

(1) I = input, O = output



# 5 Specifications

#### **Note**

TI has qualified multiple fabrication flows for this device. Differences in performance are labeled by chip site origin (CSO). For system robustness, designing for all flows is highly recommended. For more information, please see Section 8.1.2.

## **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Vs	Supply voltage dual supply, V <sub>S</sub> = (V+) – (V–)		±18	V
VS	Supply voltage single supply, V <sub>S</sub> = (V+) – (V–)		36	
	Input signal voltage <sup>(2)</sup>	(V-) - 0.7	(V+) + 0.7	V
	Input signal current <sup>(2)</sup>		10	mA
	Output short-circuit <sup>(3)</sup>	Continu	uous	
T <sub>A</sub>	Operating Temperature	-55	125	°C
	Lead temperature (soldering, 10s)		300	°C
T <sub>stg</sub>	Storage Temperature	-55	125	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V Cumphy voltage		Single-supply	2.7	30	36	\/
V <sub>S</sub> Supply voltage	Supply voltage	Dual-supply	±1.35	±15	±18	V
T <sub>A</sub>	Specified temperature		-40		85	°C

Copyright © 2025 Texas Instruments Incorporated

<sup>(2)</sup> Input signal voltage is limited by internal diodes connected to power supplies. See *Input Protection*.

<sup>(3)</sup> Short-circuit to V<sub>S</sub> / 2.



## 5.4 Thermal Information: INA126

			INA126				
	THERMAL METRIC <sup>(1)</sup>	PDIP	SOIC	VSSOP	UNIT		
		8 PINS	8 PINS	8 PINS			
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	52.2	116.4	167.8	°C/W		
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	41.6	62.4	60.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	29.4	57.7	88.9	°C/W		
ΨЈТ	Junction-to-top characterization parameter	18.9	10.0	7.3	°C/W		
ΨЈВ	Junction-to-board characterization parameter	29.2	57.1	87.3	°C/W		
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note

## 5.5 Thermal Information: INA2126

	THERMAL METRIC <sup>(1)</sup>	PDIP	SOIC	SSOP	UNIT
		16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	39.3	76.2	115.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	26.2	37.8	67.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	20.1	33.5	58.3	°C/W
Ψлт	Junction-to-top characterization parameter	10.7	7.5	19.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	19.9	33.3	57.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Product Folder Links: INA126 INA2126



# **5.6 Electrical Characteristics**

at  $T_A$  = 25°C,  $V_S$  = ±15V,  $R_L$  = 25k $\Omega$ ,  $V_{REF}$  = 0V, and  $V_{CM}$  =  $V_S$  / 2, all chips site origins (CSO), unless otherwise noted

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V	Officet violence (PTI)	INA126P/U/E INA2126P/U/E Offset voltage (RTI)			±100	±250	μV
V <sub>OS</sub>	Offset Voltage (IVII)	INA126PA/UA/EA INA2126PA/UA/EA			±150	±500	μν
	Off. 1 . 11 . 127 (DTI)	T = 40°C to 105°C	INA126P/U/E INA2126P/U/E		±0.5	±3	\//°C
	Offset voltage drift (RTI)	$T_A = -40$ °C to +85°C	INA126PA/UA/EA INA2126PA/UA/EA		±0.5	±5	μV/°C
PSRR	Dower cumply rejection ratio (PTI)	V = ±1 25V/to ±10V/	INA126P/U/E INA2126P/U/E		±5	±15	uV/V
PSKK	Power-supply rejection ratio (RTI)	V <sub>S</sub> = ±1.35V tO ±16V	INA126PA/UA/EA INA2126PA/UA/EA		±5	±50	uv/v
		CSO: SHE			1    4		
	Input impedance	CSO: TID			17.5    1		GΩ    pF
		$R_S = 0\Omega$		(V-) - 0.5		(V+) + 0.5	
	Safe input voltage	$R_S = 1k\Omega$		(V-) - 10		(V+) + 10	V
V <sub>CM</sub>	Common-mode voltage <sup>(1)</sup>	7.0		-11.25	±11.5	11.25	V
- CIVI	Channel seperation (dual)	G = 5, dc			130		dB
	Common-mode rejection ratio	0, 00	INA126P INA2126P	83	94		dB
CMRR		$R_S = 0\Omega$ , $V_{CM} = \pm 11.25V$	INA126U/E INA2126U/E	80	94		
			INA126PA/UA/EA INA2126PA/UA/EA	74	83		
INPUT BI	AS CURRENT			1	,		
		INA126P/U/E INA2126P/U/E			±10	±25	
I <sub>B</sub>	Input bias current	INA126PA/UA/EA INA2126PA/UA/EA			±10	±50	nA
	Input bias current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±30		pA/°C
	Input offset current	INA126P/U/E INA2126P/U/E			±0.5	±2	nA
I <sub>OS</sub>	Input offset current	INA126PA/UA/EA INA2126PA/UA/EA			±0.5	±5	nA
	Input offset current drift	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±10		pA/°C
GAIN							
	Gain equation			5 + (	(80 kΩ / R <sub>G</sub> )		V/V
G	Gain			5		10000	V/V
		0 - 5 1/ - 1441/	INA126P/U/E INA2126P/U/E		±0.02	±0.1	
GE	Gain error	$G = 5$ , $V_O = \pm 14V$	INA126PA/UA/EA INA2126PA/UA/EA		±0.02	±0.18	- %
GE	Gain enoi	C = 100 \/. = ±12\/	INA126P/U/E INA2126P/U/E		±0.2	±0.5	
		$G = 100, V_O = \pm 12V$	INA126PA/UA/EA INA2126PA/UA/EA		±0.2	±1	
	Gain drift <sup>(2)</sup>	T. = _40°C to ±85°C	G = 5		±2	±10	ppm/°C
	Gain drift <sup>(2)</sup> $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		G = 100		±25	±100	ррпі/ С
	Gain nonlinearity	G = 100, V <sub>O</sub> = ±14V			±0.002	±0.012	%



## **5.6 Electrical Characteristics (continued)**

at  $T_A$  = 25°C,  $V_S$  = ±15V,  $R_L$  = 25k $\Omega$ ,  $V_{REF}$  = 0V, and  $V_{CM}$  =  $V_S$  / 2, all chips site origins (CSO), unless otherwise noted

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
NOISE				'		'	
		f = 1kHz	CSO: SHE		35		
		I = IKMZ	CSO: TID		24		
		f = 100Hz	CSO: SHE		35		nV/√ <del>Hz</del>
_	Valtaga naina	1 = 100H2	CSO: TID		24		IIV/√⊓Z
e <sub>N</sub>	Voltage noise	f = 1011=	CSO: SHE		45		
		f <sub>B</sub> = 10Hz	CSO: TID		24		
		f = 0.411= to 4011=	CSO: SHE		0.7		\/
		f <sub>B</sub> = 0.1Hz to 10Hz	CSO: TID		0.5		$\mu V_{PP}$
	Current noise	f = 1 kHz			160		fA/√Hz
I <sub>n</sub>	Current noise	f <sub>B</sub> = 0.1Hz to 10Hz			7.3		pA <sub>PP</sub>
OUTPU	т	·					
	Positive output voltage swing			(V+) - 0.9	(V+) - 0.75		V
	Negative output voltage swing			(V-) + 0.95	(V-) + 0.8		V
I <sub>SC</sub>	Short-circuit current	Continuous to V <sub>S</sub> / 2			±5		mA
C <sub>L</sub>	Load capacitance	Stable operation			1000		pF
FREQU	ENCY RESPONSE						
		G = 5	CSO: SHE		200		kHz
			CSO: TID		250		
BW	Bandwidth, –3dB	G = 100	CSO: SHE		9		
DVV	Baridwidtri, —Sub	G = 100	CSO: TID		10		
		G = 500	CSO: SHE		1.8		
		G = 500	CSO: TID		2		
SR	Slew rate	G = 5, V <sub>O</sub> = ±10V			0.4		V/µs
			G = 5		30		
ts	Settling time	To 0.01%, V <sub>STEP</sub> = 10V	G = 100		160		μs
			G = 500		1500		
	Overload recovery	50% input overload			4		μs
POWER	RSUPPLY	<del>- '</del>					
IQ	Quiescent current (per channel)	I <sub>O</sub> = 0mA			±175	±200	μA

<sup>(1)</sup> Input voltage range of the instrumentation amplifier input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage. See *Typical Characteristic* curves.

Product Folder Links: INA126 INA2126

<sup>(2)</sup> The values specified for G > 5 do not include the effects of the external gain-setting resistor,  $R_{G}$ .

## **5.7 Typical Characteristics**

at  $T_A$  = 25°C,  $V_S$  = ±15V, all chips site origins (CSO), unless otherwise noted




Figure 5-1. Gain vs Frequency




Figure 5-2. Gain vs Frequency




Figure 5-3. Common-Mode Rejection vs Frequency




Figure 5-4. Positive Power Supply Rejection vs Frequency




Figure 5-5. Negative Power Supply Rejection vs Frequency





Figure 5-6. Input Common-Mode Voltage Range vs Output Voltage



## 5.7 Typical Characteristics (continued)

at  $T_A = 25$ °C,  $V_S = \pm 15$ V, all chips site origins (CSO), unless otherwise noted






Figure 5-9. Input-Referred Noise vs Frequency




Figure 5-11. Input-Referred Offset Voltage Warmup




Figure 5-8. Input-Referred Noise vs Frequency




Figure 5-10. Settling Time vs Gain




Figure 5-12. Input-Referred Offset Voltage Warmup


Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# **5.7 Typical Characteristics (continued)**


at  $T_A = 25$ °C,  $V_S = \pm 15$ V, all chips site origins (CSO), unless otherwise noted







# **5.7 Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$ V, all chips site origins (CSO), unless otherwise noted










Figure 5-22. Channel Separation vs Frequency, RTI (Dual Version)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated


# **6 Detailed Description**

#### 6.1 Overview

The INAx126 use only two, rather than three, operational amplifiers, providing savings in power consumption. In addition, the input resistance is high and balanced, thus permitting the signal source to have an unbalanced output impedance.

A minimum circuit gain of 5 permits an adequate dc common-mode input range, as well as sufficient bandwidth for most applications.

### 6.2 Functional Block Diagram



### 6.3 Feature Description

The INAx126 are low-power, general-purpose instrumentation amplifiers offering excellent accuracy. The versatile two-operational-amplifier design and small size make the amplifiers an excellent choice for a wide range of applications. The two-op-amp topology reduces power consumption. A single external resistor sets any gain from 5 to 10,000. These devices operate with power supplies as low as  $\pm 1.35$ V, and a quiescent current of  $200\mu$ A maximum.

## **6.4 Device Functional Modes**

#### 6.4.1 Single-Supply Operation

The INAx126 can be used on single power supplies from 2.7V to 36V. Use the output REF pin to level shift the internal output voltage into a linear operating condition. Ideally, connect the REF pin to a potential that is midsupply to avoid saturating the output of the amplifiers. See *Section 7.1* for information on how to adequately drive the reference pin.

# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

The INAx126 measures small differential voltage with high common-mode voltage developed between the noninverting and inverting input. The high input impedance make the INAx126 an excellent choice for a wide range of applications. The INAx126 can adjust the functionality of the output signals by setting the reference pin, giving additional flexibility that is practical for multiple configurations.

## 7.2 Typical Application

Figure 7-1 shows the basic connections required for operation of the INA126. Applications with noisy or high impedance power supplies can require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) pin, which is normally grounded. This connection must be low-impedance to maintain good common-mode rejection. A resistance of  $8\Omega$  in series with the Ref pin causes a typical device to degrade to approximately 80dB CMR.

Figure 7-4 depicts a desired differential signal from a sensor at 1kHz and  $5mV_{PP}$  superimposed on top of a  $1V_{PP}$ , 60Hz common-mode signal (the 1kHz signal can not be resolved in this scope trace). The FFT trace in Figure 7-5 shows the two signals. Figure 7-6 shows the clearly recovered differential signal at the output of the INA126 operating at a gain of 250. The FFT of Figure 7-7 shows the 60Hz common-mode is no longer visible.

The dual version INA2126 has feedback-sense connections, Sense<sub>A</sub> and Sense<sub>B</sub>, that must be connected to the respective output pins for proper operation. The sense connection can sense the output voltage directly at the load for best accuracy.




Figure 7-1. Basic Connections

### 7.2.1 Design Requirements

For the traces shown in Figure 7-2 and Figure 7-3:

- · Common-mode rejection of at least 80dB
- Gain of 250

#### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Setting the Gain

Gain is set by connecting an external resistor, R<sub>G</sub>:

$$g = 5 + 80k\Omega / R_G$$
 (1)

Commonly used gains and R<sub>G</sub> resistor values are shown in Figure 7-1.

The  $80k\Omega$  term in Equation 1 comes from the internal metal-film resistors, which are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications.

The stability and temperature drift of the external gain setting resistor,  $R_G$ , also affects gain. The  $R_G$  contribution to gain accuracy and drift can be directly inferred from Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error in gains of approximately 100 or greater.

#### 7.2.2.2 Offset Trimming

The INAx126 family features low offset voltage and offset voltage drift. Most applications require no external offset adjustment. Figure 7-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref pin is added to the output signal. An operational amplifier buffer provides low impedance at the Ref pin to preserve good common-mode rejection.




Figure 7-2. Optional Trimming of Output Offset Voltage

#### 7.2.2.3 Input Bias Current Return

The input impedance of the INAx126 is extremely high at approximately  $10^9 \Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is typically -10nA (current flows out of the input pins). High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 7-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range, and the input amplifiers saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 7-3). With higher source impedance, using two equal resistors provides a balanced input with the advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




Figure 7-3. Providing an Input Common-Mode Current Path

### 7.2.2.4 Input Common-Mode Range

The input common-mode range of the INAx126 is shown in Section 5.7. The common-mode range is limited on the negative side by the output voltage swing of  $A_2$ , an internal circuit node that cannot be measured on an external pin. The output voltage of  $A_2$  can be expressed as shown in Equation 2:

$$V_{O2} = 1.25V_{IN}^{-} - (V_{IN}^{+} - V_{IN}^{-}) (10k\Omega/R_{G})$$
 (2)

where

· Voltages referred to Ref, pin 5

The internal op amp  $A_2$  is identical to  $A_1$ , with an output swing typically limited to 0.7V from the supply rails. When the input common-mode range is exceeded ( $A_2$  output is saturated),  $A_1$  can still be in linear operation and respond to changes in the noninverting input voltage. The output voltage, however, is invalid.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

#### 7.2.2.5 Input Protection


The inputs are protected with internal diodes connected to the power-supply rails. These diodes clamp the applied signal to prevent the signal from exceeding the power supplies by more than approximately 0.7 V. If the signal-source voltage can exceed the power supplies, the source current should be limited to less than 10mA. This limiting can generally be done with a series resistor. Some signal sources are inherently current-limited, and do not require limiting resistors.

#### 7.2.2.6 Channel Crosstalk—Dual Version

The two channels of the INA2126 are completely independent, including all bias circuitry. At dc and low frequency, there is virtually no signal coupling between channels. Crosstalk increases with frequency and depends on circuit gain, source impedance, and signal characteristics.

As source impedance increases, careful circuit layout can help achieve lowest channel crosstalk. Most crosstalk is produced by capacitive coupling of signals from one channel to the input section of the other channel. To minimize coupling, separate the input traces as far as practical from any signals associated with the opposite channel. A grounded guard trace surrounding the inputs helps reduce stray coupling between channels. Carefully balance the stray capacitance of each input to ground, and run the differential inputs of each channel parallel to each other, or directly adjacent on top and bottom side of a circuit board. Stray coupling then tends to produce a common-mode signal that is rejected by the IA input.

## 7.2.3 Application Curves



Differential signal is too small to be seen

Figure 7-4. Common-mode Signal at INA126 Input




Figure 7-5. FFT of Signal in Previous Figure Shows Both the 60Hz Common-mode Along With 5kHz Differential Signal




Figure 7-6. Recovered Differential Signal at the Output of the INA126 With a Gain of 250




Figure 7-7. FFT of the INA126 Output Shows that the 60Hz Common-mode Signal is Rejected

## 7.3 Power Supply Recommendations

### 7.3.1 Low-Voltage Operation

The INAx126 can be operated on power supplies as low as ±1.35V. Performance remains excellent with power supplies ranging from ±1.35 V to ±18V. Most parameters vary only slightly throughout this supply voltage range (see *Section 5.7*). Operation at low supply voltage requires careful attention to make sure that the common-mode voltage remains within the linear range (see Figure 5-6 and Figure 5-7).

The INAx126 operates from a single power supply with careful attention to input common-mode range, output voltage swing of both op amps, and the voltage applied to the Ref pin. Figure 7-8 shows a bridge amplifier circuit operated from a single 5V power supply. The bridge provides an input common-mode voltage near 2.5V, with a relatively small differential voltage.




Figure 7-8. Bridge Signal Acquisition, Single 5V Supply

#### 7.4 Layout

#### 7.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS® relays to change the value of R<sub>G</sub>, select the component so that the switch capacitance is as small as possible.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



www.ti.com

- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see PCB Design Guidelines For Reduced EMI application note.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 7-9, keep R<sub>G</sub> close to the pins to minimize parasitic capacitance.
- · Keep the traces as short as possible



# 7.4.2 Layout Example




Figure 7-9. INA126 Layout Example




Figure 7-10. INA2126 Layout Example

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

# 8 Device and Documentation Support

## 8.1 Device Support

### 8.1.1 Development Support

### 8.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype designs before committing to layout and fabrication, reducing development cost and time to market.

#### 8.1.2 Device Nomenclature

PART NUMBER	DEFINITION
INAx126E/250, INAx126E/2K5, INAx126EA/250, INAx126U, INAx126U/2K5, INAx126UA, INAx126UA/2K5	The die is manufactured in CSO: SHE or CSO: TID.
INA126P, INA126PA, INA126-W	The die is only manufactured in CSO: SHE.

### **8.2 Documentation Support**

#### 8.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, PCB Design Guidelines For Reduced EMI application note

## 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

PhotoMOS® is a registered trademark of Panasonic Corporation.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

#### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision C (December 2021) to Revision D (December 2025)	Page
•	Added description of device flow information in the Specifications.	5
•	Added all chips site origins (CSO) condition to the typical test conditions in the Electrical Characteristics	
•	Added different fabrication process specifications for Input Impedance in the Electrical Characteristics	
•	Added different fabrication process specifications for Voltage Noise in the <i>Electrical Characteristics</i>	
	Added different fabrication process specifications for Bandwidth, –3dB in the <i>Electrical Characteristics</i>	
	Added all chips site origins (CSO) condition to the typical test conditions in the Typical Characteristics	
	Added CSO: SHE flow information to Gain vs Frequency, Input-Referred Offset Voltage Warmup, and To	
	Harmonic Distortion + Noise Frequency curves in the Typical Characteristics	
	Added Input-Referred Noise vs Frequency curve for CSO: SHE flow in the Typical Characteristics	
	Added CSO: TID flow information to <i>Input-Referred Noise vs Frequency</i> curve in the <i>Typical Characteristics</i>	
	Added Gain vs Frequency, Input-Referred Offset Voltage Warmup, and Total Harmonic Distortion + Noise	
•	Frequency curves for CSO: TID flow in the Typical Characteristics	
	Added part number flow information table to the Device Nomenclature	
•	Added part number now information table to the Device Nomenciature	21
_		_
CI		Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	
•	Added dual supply specification to Absolute Maximum Ratings	
•	Deleted redundant operating temperature and input common mode voltage specifications in Recommendation	
	Operating Conditions	
•	Added dual supply and specified temperature specifications in Recommended Operating Conditions	5
•	Added proper signs for PSRR and input bias current specifications in <i>Electrical Characteristics</i>	7
•	Deleted V <sub>O</sub> = 0 V test condition of common-mode voltage specification in <i>Electrical Characteristics</i>	<b>7</b>
•	Changed common-mode voltage specification from ±11.25 V minimum, to –11.25 V minimum and 11.25	V
	maximum, in Electrical Characteristics	
•	Changed minimum CMRR specification for INA126U/E, INA2126E from 83 dB to 80 dB in <i>Electrical</i>	
	Characteristics	<mark>7</mark>
•	Added typical input bias current specification of ±10 nA for INA126PA/UA/EA and INA2126PA/UA/EA in	
	Electrical Characteristics	7
•	Changed current noise specifications in <i>Electrical Characteristics</i> from 60 fA/ $\sqrt{\text{Hz}}$ to 160 fA/ $\sqrt{\text{Hz}}$ for f = 1	kHz,
	and from 2 pApp to 7.3 pApp for f = 0.1 Hz to 10 Hz	
•	Changed test condition for short-circuit current specification in <i>Electrical Characteristics</i> from "Short circuit	
	ground" to "Continuous to V <sub>S</sub> / 2" for clarity	
•	Changed short-circuit current specification in <i>Electrical Characteristics</i> from +10/-5 mA to ±5 mA	7
•	Deleted redundant voltage range, operating temperature range, and specification temperature range	
	specifications from <i>Electrical Characteristics</i>	7
	Changed Figures 6-7, 6-10, 6-13, 6-14, 6-15, 6-16, 6-17	
	Added Figure 6-11	
	7.0000 Tiguro 0 TT	
<u>~</u> :	annua from Davisian A (August 2005) to Davisian D (December 2015)	Da
C		Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and	
	Implementation section, Power Supply Recommendations section, Layout section, Device and	
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

14-Oct-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
INA126E/250	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI   Nipdau	Level-2-260C-1 YEAR	-55 to 125	A26
INA126E/250.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	A26
INA126E/2K5	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI   Nipdau	Level-2-260C-1 YEAR	-	A26
INA126E/2K5.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	A26
INA126E/2K5G4	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	A26
INA126EA/250	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI   Nipdau	Level-2-260C-1 YEAR	-	A26
INA126EA/250.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	A26
INA126EA/2K5	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI   Nipdau	Level-2-260C-1 YEAR	-	A26
INA126EA/2K5.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	A26
INA126EA/2K51G4	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	-	Call TI	Call TI	-55 to 125	A26
INA126U	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA 126U
INA126U.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 126U
INA126U/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA 126U
INA126U/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 126U
INA126U/2K5G4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA 126U
INA126U/2K5G4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 126U
INA126UA	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA 126U A
INA126UA.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 126U A
INA126UA/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA 126U A





www.ti.com

14-Oct-2025

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
INA126UA/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 126U A
INA2126E/250	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA 2126E
INA2126E/250.B	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA 2126E
INA2126E/2K5	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	Call TI   Nipdau	Level-3-260C-168 HR	-	INA 2126E
INA2126E/2K5.B	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 2126E
INA2126EA/250	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	Call TI   Nipdau	Level-3-260C-168 HR	-	INA 2126E A
INA2126EA/250.B	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	INA 2126E A
INA2126EA/2K5	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-	INA 2126E A
INA2126EA/2K5.B	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 2126E A
INA2126U	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA2126U
INA2126U.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2126U
INA2126UA	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2126U A
INA2126UA.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2126U A
INA2126UA/2K5	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA2126U A
INA2126UA/2K5.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA2126U A
INA2126UG4	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2126U
INA2126UG4.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2126U

# PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2025

- (1) Status: For more details on status, see our product life cycle.
- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Oct-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA126E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126E/2K5G4	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126EA/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA126U/2K5G4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA126UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126E/250	SSOP	DBQ	16	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126E/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126EA/250	SSOP	DBQ	16	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126EA/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126UA/2K5	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com 9-Oct-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA126E/250	VSSOP	DGK	8	250	213.0	191.0	35.0
INA126E/2K5	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA126E/2K5G4	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA126EA/250	VSSOP	DGK	8	250	213.0	191.0	35.0
INA126EA/2K5	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA126U/2K5	SOIC	D	8	2500	353.0	353.0	32.0
INA126U/2K5G4	SOIC	D	8	2500	353.0	353.0	32.0
INA126UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
INA2126E/250	SSOP	DBQ	16	250	213.0	191.0	35.0
INA2126E/2K5	SSOP	DBQ	16	2500	353.0	353.0	32.0
INA2126EA/250	SSOP	DBQ	16	250	213.0	191.0	35.0
INA2126EA/2K5	SSOP	DBQ	16	2500	353.0	353.0	32.0
INA2126UA/2K5	SOIC	D	16	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Oct-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA126U	D	SOIC	8	75	506.6	8	3940	4.32
INA126U.B	D	SOIC	8	75	506.6	8	3940	4.32
INA126UA	D	SOIC	8	75	506.6	8	3940	4.32
INA126UA.B	D	SOIC	8	75	506.6	8	3940	4.32
INA2126U	D	SOIC	16	40	506.6	8	3940	4.32
INA2126U.B	D	SOIC	16	40	506.6	8	3940	4.32
INA2126UA	D	SOIC	16	40	506.6	8	3940	4.32
INA2126UA.B	D	SOIC	16	40	506.6	8	3940	4.32
INA2126UG4	D	SOIC	16	40	506.6	8	3940	4.32
INA2126UG4.B	D	SOIC	16	40	506.6	8	3940	4.32

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SHRINK SMALL-OUTLINE PACKAGE



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025