

Order

Now







2.2

Reference Design



### INA200, INA201, INA202

SBOS374E-NOVEMBER 2006-REVISED SEPTEMBER 2017

## **INA20x High-Side Measurement Current-Shunt Monitor** With Open-Drain Comparator and Reference

#### Features 1

- **Complete Current Sense Solution**
- Three Gain Options Available:
  - INA200 = 20 V/V
  - INA201 = 50 V/V
  - INA202 = 100 V/V
- 0.6-V Internal Voltage Reference
- Internal Open-Drain Comparator
- Latching Capability on Comparator
- Common-Mode Range: -16 V to 80 V
- High Accuracy: 3.5% Maximum Error Over Temperature
- Bandwidth: 500 kHz (INA200)
- Quiescent Current: 1800 µA (Maximum)
- Packages: SOIC-8, VSSOP-8

#### Applications 2

- Notebook Computers
- **Cell Phones**
- **Telecom Equipment**
- Automotive
- **Power Management**
- **Battery Chargers**
- Welding Equipment

## 3 Description

The INA200, INA201, and INA202 devices are highside current-shunt monitors with voltage output and integrated comparator. The INA20x devices can sense drops across shunts at common-mode voltages from -16 V to 80 V. The INA20x series is available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with a bandwidth up to 500-kHz.

The INA200, INA201, and INA202 devices incorporate an open-drain comparator and internal reference providing a 0.6-V threshold. External dividers set the current trip point. The comparator includes a latching capability, that can be made transparent by grounding (or leaving open) the RESET pin.

The INA200, INA201, and INA202 devices operate from a single 2.7-V to 18-V supply, drawing a maximum of 1800 µA of supply current. Package options include the very small VSSOP-8 and the


SOIC-8. All versions are specified over the extended operating temperature range of -40°C to +125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA200 INA201 INA202	SOIC (8)	4.90 mm × 3.91 mm
	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Simplified Schematic**



Copyright © 2017, Texas Instruments Incorporated



2

## **Table of Contents**

1		tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: Current-Shunt Monitor 5
	6.6	Electrical Characteristics: Comparator7
	6.7	Electrical Characteristics: General7
	6.8	Typical Characteristics 9
7	Deta	ailed Description 13
	7.1	Overview 13
	7.2	Functional Block Diagram 13

	7.3	Feature Description	13
	7.4	Device Functional Modes	19
8	App	ication and Implementation	22
	8.1	Application Information	22
	8.2	Typical Application	22
9	Pow	er Supply Recommendations	23
	9.1	Output vs Supply Ramp Considerations	23
10	Laye	out	25
	10.1	Layout Guidelines	25
		Layout Example	
11	Dev	ice and Documentation Support	26
	11.1	Related Links	26
	11.2	Community Resources	26
	11.3	Trademarks	26
	11.4	Electrostatic Discharge Caution	26
	11.5	Glossary	26
12		hanical, Packaging, and Orderable	
	Infor	mation	<mark>26</mark>

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

-		5
•	Reformatted Thermal Information table note	4
•	Corrected typo in Voltage Output section in Electrical Characteristics table	6
•	Added text to Comparator subsection in Feature Description section	14
•	Added Figure 31 to Feature Description section	18
	Added Output vs Supply Ramp Considerations subsection in Feature Description section	
•	Added Figure 36, Figure 37, and Figure 38	23

### Changes from Revision C (October 2010) to Revision D

Changes from Revision D (October 2015) to Revision E

C	hanges from Revision B (October, 2007) to Revision C	Page
•	Revised front-page figure	1
•	Changed title of data sheet	1
•	Updated document format to current standards	1

Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Page

## Page


## www.ti.com



## 



## 5 Pin Configuration and Functions



#### **Pin Functions**

P	IN	1/0	DESCRIPTION		
NAME NO.		- I/O	DESCRIPTION		
CMPIN	3	Analog input	Comparator input		
CMP <sub>OUT</sub>	6	Analog output	Comparator output		
GND	4	Analog	und		
OUT	2	Analog output	utput voltage		
RESET	5	Analog input	Comparator reset pin, active low		
V <sub>IN-</sub>	7	Analog input	Connect to shunt low side		
V <sub>IN+</sub>	8	Analog input	nnect to shunt high side		
VS	1	Analog	Power supply		

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Supply voltage, V <sub>s</sub>			2.7	18	V
Current-shunt monitor analog inputs, $V_{\text{IN+}}$ , $V_{\text{IN-}}$	Differential $(V_{IN+}) - (V_{IN-})$		-18	18	V
	Common-mode <sup>(2)</sup>		-16	80	V
Comparator analog input	and reset pins <sup>(2)</sup>	(	GND – 0.3	(V <sub>s</sub> ) + 0.3	V
Analog output, OUT <sup>(2)</sup>		(	GND – 0.3	(V <sub>s</sub> ) + 0.3	V
Comparator output, OUT	(2)	(	GND – 0.3	18	V
Input current into any pin	(2)			5	mA
Operating temperature			-55	150	°C
Junction temperature			-65	150	°C
Storage temperature, T <sub>stg</sub>	l		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This voltage may exceed the ratings shown if the current at that pin is limited to 5 mÅ.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common-mode input voltage	-16	12	80	V
Vs	Operating supply voltage	2.7	12	18	V
T <sub>A</sub>	Operating free-air temperature	-40	25	125	°C

## 6.4 Thermal Information

		INA	20x	
	Junction-to-case (top) thermal resistance50.437.7°C/WJunction-to-board thermal resistance52.782.9°C/WJunction-to-top characterization parameter7.81.3°C/W	UNIT		
		8 PINS	8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	110.5	162.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.4	37.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.7	82.9	°C/W
ΨJT	Junction-to-top characterization parameter	7.8	1.3	°C/W
ΨJB	Junction-to-board characterization parameter	51.9	81.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.5 Electrical Characteristics: Current-Shunt Monitor

at  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND,  $R_{PULL-UP} = 5.1$  k $\Omega$  connected from CMP<sub>OUT</sub> to  $V_S$ , and CMP<sub>IN</sub> = GND, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V <sub>SENSE</sub>	Full-scale sense input voltage	$V_{SENSE} = V_{IN+} - V_{IN-}$		0.15	$(V_S - 0.25)$ / Gain	V
V <sub>CM</sub>	Common-mode input range	$T_A = -40^{\circ}C$ to 125°C	-16		80	V
OMD		$V_{IN+} = -16 V$ to 80 V	80	100		dB
CMR	Common-mode rejection	$V_{IN+} = 12 \text{ V to } 80 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	100	123		dB
		$T_A = 25^{\circ}C$		±0.5	±2.5	mV
V <sub>os</sub>	Offset voltage, RTI <sup>(1)</sup>	$T_A = 25^{\circ}C$ to $125^{\circ}C$			±3	mV
		$T_A = -40^{\circ}C$ to 25°C			±3.5	mV
dV <sub>OS</sub> /dT	Offset voltage, RTI, vs temperature	$T_{MIN}$ to $T_{MAX}$ , $T_A = -40^{\circ}C$ to $125^{\circ}C$		5		μV/°C
PSR	Offset voltage, RTI, vs power supply	$V_{OUT} = 2 V, V_{IN+} = 18 V, 2.7 V, T_A = -40^{\circ}C$ to 125°C		2.5	100	μV/V
IB	Input bias current, V <sub>IN-</sub> pin	$T_A = -40^{\circ}C$ to $125^{\circ}C$		±9	±16	μA

(1) Offset is extrapolated from measurements of the output at 20-mV and 100-mV  $V_{\mbox{SENSE}}.$ 

STRUMENTS

XAS

## **Electrical Characteristics: Current-Shunt Monitor (continued)**

at T<sub>A</sub> = 25°C, V<sub>S</sub> = 12 V, V<sub>CM</sub> = 12 V, V<sub>SENSE</sub> = 100 mV, R<sub>L</sub> = 10 k $\Omega$  to GND, R<sub>PULL-UP</sub> = 5.1 k $\Omega$  connected from CMP<sub>OUT</sub> to V<sub>S</sub>, and CMP<sub>IN</sub> = GND, (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN TYP	MAX	UNIT
OUTPU	T (V <sub>SENSE</sub> ≥ 20 mV)					
		INA200		20		V/V
G	Gain	INA201		50		V/V
		INA202		100		V/V
		V <sub>SENSE</sub> = 20 mV to 10	00 mV	±0.2%	±1%	
	Gain error	V <sub>SENSE</sub> = 20 mV to 10 125°C	00 mV, $T_A = -40^{\circ}C$ to		±2%	
		$V_{SENSE}$ = 120 mV, $V_{S}$	= 16 V	±0.75%	±2.2%	
	Total output error <sup>(2)</sup>	V <sub>SENSE</sub> = 120 mV, V <sub>S</sub> 125°C	= 16 V, $T_A = -40^{\circ}C$ to		±3.5%	
	Nonlinearity error <sup>(3)</sup>	V <sub>SENSE</sub> = 20 mV to 10	00 mV	±0.002%		
Ro	Output impedance			1.5		Ω
	Maximum capacitive load	No sustained oscillati	on	10		nF
OUTPU	T (V <sub>SENSE</sub> < 20 mV) <sup>(4)</sup>					
		INA200, INA201, INA202	$-16 \text{ V} \le \text{V}_{\text{CM}} < 0 \text{ V}$	300		mV
		INA200	$\begin{array}{c} 0 \ V \leq V_{CM} \leq V_{S}, \ V_{S} = \\ 5 \ V \end{array}$		0.4	V
	Output	INA201	$\begin{array}{c} 0 \ V \leq V_{CM} \leq V_{S}, \ V_{S} = \\ 5 \ V \end{array}$		1	V
		INA202	$\begin{array}{l} 0 \hspace{0.1cm} V \leq V_{CM} \leq V_{S}, \hspace{0.1cm} V_{S} = \\ 5 \hspace{0.1cm} V \end{array}$		2	V
		INA200, INA201, INA202	$V_{\rm S} < V_{\rm CM} \le 80 \ V$	300		mV
VOLTAC	GE OUTPUT <sup>(5)</sup>					
	Output swing to the positive rail	$V_{IN-} = 11 V, V_{IN+} = 12$	2 V, $T_A = -40^{\circ}C$ to 125°C	(V <sub>s</sub> ) – 0.15	$(V_{s}) - 0.25$	V
	Output swing to GND <sup>(6)</sup>	$V_{IN-} = 0 V, V_{IN+} = -0.$	5 V, T <sub>A</sub> = -40°C to 125°C	(GND) + 0.004	(GND) + 0.05	V
FREQUE	ENCY RESPONSE					
		INA200	$C_{LOAD} = 5 \text{ pF}$	500		kHz
BW	Bandwidth	INA201	C <sub>LOAD</sub> = 5 pF	300		kHz
		INA202	C <sub>LOAD</sub> = 5 pF	200		kHz
	Phase margin	C <sub>LOAD</sub> < 10 nF		40		°C
SR	Slew rate			1		V/μs
	Settling time (1%)	$V_{SENSE} = 10 \text{ mV}_{PP}$ to $C_{LOAD} = 5 \text{ pF}$	100 mV <sub>PP</sub> ,	2		μS
NOISE,	RTI					
	Voltage noise density			40		nV/√H

Total output error includes effects of gain error and V<sub>OS</sub>. (2)

(3)

Linearity is best fit to a straight line. For details on this region of operation, see *Accuracy Variations* section in *Device Functional Modes*. (4)

(5) See Figure 8.

6

(6) Specified by design.



## 6.6 Electrical Characteristics: Comparator

at  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND, and  $R_{PULL-UP} = 5.1$  k $\Omega$  connected from CMP<sub>OUT</sub> to  $V_S$ , (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Threshold		$T_A = 25^{\circ}C$	590	608	620	mV
Threshold		$T_A = -40^{\circ}C$ to $125^{\circ}C$	586		625	mV
Hysteresis <sup>(1)</sup>		$T_A = -40^{\circ}C$ to $85^{\circ}C$		-8		mV
INPUT BIAS CURRENT <sup>(2)</sup>						
Input bias current, CMP <sub>in</sub> P	IN			0.005	10	nA
Input bias current, CMP <sub>in</sub> P	IN, vs temperature	$T_A = -40^{\circ}C$ to 125°C			15	nA
INPUT VOLTAGE RANGE		· · · · · ·				
Input voltage range, CMP <sub>in</sub>	PIN		0 V 1	to V <sub>S</sub> – 1.5 V		V
OUTPUT (OPEN-DRAIN)		· · · · · ·				
Large-signal differential vol	tage gain	CMP V <sub>OUT</sub> 1 V to 4 V, R <sub>L</sub> ≥ 15 k $\Omega$ connected to 5 V		200		V/mV
I <sub>LKG</sub> High-level leakage current <sup>(</sup>	3) (4)	$V_{ID} = 0.4 \text{ V}, V_{OH} = V_{S}$		0.0001	1	μA
V <sub>OL</sub> Low-level output voltage <sup>(3)</sup>		V <sub>ID</sub> = -0.6 V, I <sub>OL</sub> = 2.35 mA		220	300	mV
RESPONSE TIME						
Response time <sup>(5)</sup>	Response time <sup>(5)</sup>			1.3		μS
RESET		•				
RESET threshold <sup>(6)</sup>				1.1		V
Logic input impedance	Logic input impedance			2		MΩ
Minimum RESET pulse wid	lth			1.5		μS
RESET propagation delay				3		μS

(1) Hysteresis refers to the threshold (the threshold specification applies to a rising edge of a noninverting input) of a falling edge on the noninverting input of the comparator; refer to Figure 1.

(2) Specified by design.

(3) V<sub>ID</sub> refers to the differential voltage at the comparator inputs.

- (4) Open-drain output can be pulled to the range of 2.7 to 18 V, regardless of  $V_{S}$ .
- (5) The <u>comparator</u> response time specified is the interval between the <u>input step</u> function and the instant when the output crosses 1.4 V.
   (6) The RESET input has an internal 2 MΩ (typical) pull-down. Leaving RESET open results in a LOW state, with transparent comparator operation.

## 6.7 Electrical Characteristics: General

at T<sub>A</sub> = 25°C, V<sub>S</sub> = 12 V, V<sub>CM</sub> = 12 V, V<sub>SENSE</sub> = 100 mV, R<sub>L</sub> = 10 k $\Omega$  to GND, R<sub>PULL-UP</sub> = 5.1 k $\Omega$  connected from CMP<sub>OUT</sub> to V<sub>S</sub>, and CMP<sub>IN</sub> = 1 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWE	R SUPPLY					
Vs	Operating power supply				18	V
	Quiescent current	V <sub>OUT</sub> = 2 V		1350	1800	μA
IQ		$V_{SENSE} = 0 \text{ mV}, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			18	μA
	Comparator power-on reset threshold <sup>(1)</sup>			1.5		V
TEMPE	ERATURE		-			
	Specified temperature		-40		125	°C
	Operating temperature		-55		150	°C
	Storage temperature		-65		150	°C
0		VSSOP-8 Surface-Mount		200		°C/W
$\theta_{JA}$	Thermal resistance	SOIC-8	1350 10°C to 125°C 1.5 -40 -55 -65		°C/W	

(1) The INA200, INA201, and INA202 are designed to power-up with the comparator in a defined reset state as long as RESET is open or grounded. The comparator is in reset as long as the power supply is below the voltage shown here. The comparator assumes a state based on the comparator input above this supply voltage. If RESET is high at power-up, the comparator output comes up high and requires a reset to assume a low state, if appropriate.







Figure 1. Typical Comparator Hysteresis




## 6.8 Typical Characteristics

at  $T_{A}$  = 25°C,  $V_{S}$  = 12 V,  $V_{IN+}$  = 12 V, and  $V_{SENSE}$  = 100 mV, (unless otherwise noted)




## **Typical Characteristics (continued)**

at  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{IN+} = 12$  V, and  $V_{SENSE} = 100$  mV, (unless otherwise noted)






## **Typical Characteristics (continued)**



## **Typical Characteristics (continued)**

at  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{IN+} = 12$  V, and  $V_{SENSE} = 100$  mV, (unless otherwise noted)






## 7 Detailed Description

## 7.1 Overview

The INA200, INA201, and INA202 devices are high-side current-shunt monitors with voltage output. The INA20x devices can sense drops across shunts at common-mode voltages from –16 V to 80 V. The INA200–INA202 devices are available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with up to 500-kHz bandwidth. The INA200, INA201, and INA202 devices incorporate an open-drain comparator and internal reference providing a 0.6-V threshold. External dividers set the current trip point. The comparator includes a latching capability, that can be made transparent by grounding (or leaving open) the RESET pin. The INA200, INA201, and INA202 devices operate from a single 2.7 to 18-V supply, drawing a maximum of 1800  $\mu$ A of supply current. Package options include the very small MSOP-8 and the SO-8. All versions are specified over the extended operating temperature range of –40°C to +125°C.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Basic Connections

Figure 26 shows the basic connections of the INA20x devices. The input pins ( $V_{IN+}$  and  $V_{IN-}$ ) must be connected as closely as possible with Kelvin connections to the shunt resistor to minimize any resistance in series with the shunt resistance.

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.






Figure 26. INA200 Basic Connections

### 7.3.2 Selecting R<sub>s</sub>

The selected value for the shunt resistor,  $R_S$ , depends on the application and is a compromise between smallsignal accuracy and maximum permissible voltage loss in the measurement line. High values of  $R_S$  provide better accuracy at lower currents by minimizing the effects of offset, while low values of  $R_S$  minimize voltage loss in the supply line. For most applications, using an  $R_S$  value that provides a full-scale shunt voltage range of 50 mV to 100 mV results in the best performance. Maximum input voltage for accurate measurements is 500 mV, but output voltage is limited by supply.

### 7.3.3 Comparator

The INA200, INA201, and INA202 devices incorporate an open-drain comparator. This comparator typically has 2 mV of offset and a 1.3- $\mu$ s (typical) response time. The output of the comparator latches and is reset through the RESET pin; see Figure 28.

When  $V_s$  and RESET are different, TI recommends adding a low-pass filter (LPF) on the RESET pin to avoid comparator behavior inconsistent with the data sheet. For instance, with a 12-V supply and a 3.3-V RESET, a rise time of 400 ns is appropriate. Similarly, with an 18-V supply and a 2.7-V RESET, a 1- $\mu$ s rise time is appropriate; see Figure 31.



R<sub>SHUNT</sub> << R<sub>FILTER</sub> 3 mΩ V<sub>SUPPLY</sub> O -O Load INA200-INA202  $\leq R_{FILTER} < 100 \Omega$  $R_{FILTER} < 100 \Omega \lesssim$ 0  $C_{\mathsf{FILTER}}$  $V_{S}$ VINI +OUT G V<sub>IN</sub> 0.6-V Reference f<sub>-3dB</sub> CMPIN +CMP<sub>OUT</sub> 1  $f_{-3dB} =$ Comparato  $2\pi(2R_{FILTER})C_{FILTER}$ RESET GND SO-14, TSSOP-14 Copyright © 2017, Texas Instruments Incorporated

Figure 27. Input Filter (Gain Error: 1.5% to 2.8%)





Figure 28. Comparator Latching Capability

INA200, INA201, INA202 SBOS374E – NOVEMBER 2006 – REVISED SEPTEMBER 2017



www.ti.com




Copyright © 2017, Texas Instruments Incorporated

(1) Q1 cascodes the comparator output to drive a high-side FET (the 2N3904) shown is good up to 60 V. The shunt can be located in any one of the three locations shown. The latching capability must be used in shutdown applications to prevent oscillation at the trip point.

#### Figure 29. High-Side Switch Overcurrent Shutdown

Copyright © 2006–2017, Texas Instruments Incorporated





Copyright © 2017, Texas Instruments Incorporated

(1) It is possible to set different limits for each direction.

Figure 30. Bidirectional Overcurrent Comparator




Figure 31. Filter on RESET Pin



### 7.4 Device Functional Modes

### 7.4.1 Input Filtering

An obvious and straightforward location for filtering is at the output of the INA20x series; however, this location negates the advantage of the low output impedance of the internal buffer. The only other option for filtering is at the input pins of the INA20x devices, which is complicated by the internal 5 k $\Omega$  + 30% input impedance. This is shown in Figure 27. Using the lowest possible resistor values minimizes the initial shift in gain and effects of tolerance. The effect on initial gain is shown in Equation 1:

Gain Error % = 100 - 
$$\left(100 \times \frac{5k\Omega}{5k\Omega + R_{FILT}}\right)$$
 (1)

Total effect on gain error can be calculated by replacing the 5-k $\Omega$  term with 5 k $\Omega$  – 30%, (or 3.5 k $\Omega$ ) or 5 k $\Omega$  + 30% (or 6.5 k $\Omega$ ). The tolerance extremes of R<sub>FILT</sub> can be inserted into the equation. If a pair of 100- $\Omega$  1% resistors are used on the inputs, the initial gain error equals 1.96%. Worst-case tolerance conditions always occur at the lower excursion of the internal 5-k $\Omega$  resistor (3.5 k $\Omega$ ), and the higher excursion of R<sub>FILT</sub> – 3% in this case.

The specified accuracy of the INA20x devices must then be combined in addition to these tolerances. While this discussion treated accuracy worst-case conditions by combining the extremes of the resistor values, it is appropriate to use geometric mean or root sum square calculations to total the effects of accuracy variations.

## 7.4.2 Accuracy Variations as a Result of V<sub>SENSE</sub> and Common-Mode Voltage

The accuracy of the INA200, INA201, and INA202 current shunt monitors is a function of two main variables:  $V_{\text{SENSE}}$  ( $V_{\text{IN+}} - V_{\text{IN-}}$ ), common-mode voltage, ( $V_{\text{CM}}$ ), relative to the supply voltage ( $V_{\text{S}}$ ).  $V_{\text{CM}}$  is expressed as ( $V_{\text{IN+}} + V_{\text{IN-}}$ ) / 2; however, in practice,  $V_{\text{CM}}$  is seen as the voltage at  $V_{\text{IN+}}$  because the voltage drop across  $V_{\text{SENSE}}$  is typically small.

This section addresses the accuracy of these specific operating regions:

- Normal Case 1:  $V_{SENSE} \ge 20 \text{ mV}$ ,  $V_{CM} \ge V_S$
- Normal Case 2: V<sub>SENSE</sub> ≥ 20 mV, V<sub>CM</sub> < V<sub>S</sub>
- Low  $V_{SENSE}$  Case 1:  $V_{SENSE} < 20 \text{ mV}$ , -16 V  $\leq V_{CM} < 0$
- Low  $V_{SENSE}$  Case 2:  $V_{SENSE} < 20 \text{ mV}, 0 \text{ V} \le V_{CM} \le V_S$
- Low  $V_{SENSE}$  Case 3:  $V_{SENSE}$  < 20 mV,  $V_S$  <  $V_{CM}$  ≤ 80 V

## 7.4.2.1 Normal Case 1: $V_{SENSE} \ge 20 \text{ mv}, V_{CM} \ge V_S$

This region of operation provides the highest accuracy. Here, the input offset voltage is characterized and measured using a two-step method. First, the gain is determined by Equation 2.

$$G = \frac{V_{OUT1} - V_{OUT2}}{100mV - 20mV}$$

where

- $V_{OUT1}$  = output voltage with  $V_{SENSE}$  = 100 mV
- V<sub>OUT2</sub> = output voltage with V<sub>SENSE</sub> = 20 mV

Then the offset voltage is measured at  $V_{SENSE} = 100 \text{ mV}$ , and referred to the input (RTI) of the current shunt monitor, as shown in *Electrical Characteristics: Current-Shunt Monitor*.

$$V_{OS}RTI$$
 (Referred-To-Input) =  $\left(\frac{V_{OUT1}}{G}\right)$  – 100mV

In the *Typical Characteristics*, *Figure* 7 shows the highest accuracy for the this region of operation. In this plot,  $V_S = 12 \text{ V}$ . For  $V_{CM} \ge 12 \text{ V}$ , the output error is at the minimum value. This case creates the  $V_{SENSE} \ge 20\text{-mV}$  output specifications in *Electrical Characteristics: Current-Shunt Monitor*.

(3)

(2)

TEXAS INSTRUMENTS

www.ti.com

## **Device Functional Modes (continued)**

## 7.4.2.2 Normal Case 2: $V_{SENSE} \ge 20 \text{ mv}, V_{CM} < V_S$

This region of operation is less accurate than normal case 1 as a result of the common-mode operating area in which the part functions, as shown in the *Figure* 7 curve (Figure 7). As noted, for this graph  $V_S = 12$  V; for  $V_{CM} < 12$  V, the output error increases as  $V_{CM}$  decreases to less than 12 V, with a typical maximum error of 0.005% at the most negative  $V_{CM} = -16$  V.

## 7.4.2.3 Low $V_{SENSE}$ Case 1: $V_{SENSE} < 20 \text{ mV}$ , -16 $V \le V_{CM} < 0$ and Low $V_{SENSE}$ Case 3: $V_{SENSE} < 20 \text{ mV}$ , $V_S < V_{CM} \le 80 \text{ V}$

Although the INA200 family of devices are not designed for accurate operation in these regions, some applications are exposed to these conditions. For example, when monitoring power supplies that are switched on and off while  $V_S$  is still applied to the INA20x devices, it is important to know what the behavior of the devices is in these regions.

As  $V_{SENSE}$  approaches 0 mV, in these  $V_{CM}$  regions, the accuracy of the device output degrades. A larger-thannormal offset can appear at the current shunt monitor output with a typical maximum value of  $V_{OUT}$  = 300 mV for  $V_{SENSE}$  = 0 mV. As  $V_{SENSE}$  approaches 20 mV,  $V_{OUT}$  returns to the expected output value with accuracy as shown in *Electrical Characteristics: Current-Shunt Monitor*. Figure 32 shows this effect using the INA202 (gain = 100).





Figure 32. Example For Low V<sub>SENSE</sub> Cases 1 and 3 (INA202, Gain = 100)

## 7.4.2.4 Low $V_{SENSE}$ Case 2: $V_{SENSE} < 20 \text{ mV}$ , $0 \text{ V} \le V_{CM} \le V_S$

This region of operation is the least accurate for the INA20x family. To achieve the wide input common-mode voltage range, these devices use two op amp front ends in parallel. One op amp front end operates in the positive input common-mode voltage range, and the other in the negative input region. For this case, neither of these two internal amplifiers dominates and overall loop gain is low. Within this region,  $V_{OUT}$  approaches voltages close to linear operation levels for normal case 2. This deviation from linear operation becomes greatest the closer  $V_{SENSE}$  approaches 0 V. Within this region, as  $V_{SENSE}$  approaches 20 mV, device operation is closer to that is described in normal case 2. Figure 33 shows this behavior for the INA202. The  $V_{OUT}$  maximum peak for this case is tested by maintaining a constant  $V_S$ , setting  $V_{SENSE}$  equal to 0 mV and sweeping  $V_{CM}$  from 0 V to  $V_S$ . The exact  $V_{CM}$  at which  $V_{OUT}$  peaks during this test varies from device to device, but the  $V_{OUT}$  maximum peak is tested to be less than the specified  $V_{OUT}$  tested limit.



## **Device Functional Modes (continued)**



NOTE: (1) INA200 V<sub>OUT</sub> Tested Limit = 0.4V. INA201 V<sub>OUT</sub> Tested Limit = 1V.

Figure 33. Example For Low V<sub>SENSE</sub> Case 2 (INA202, Gain = 100)

#### 7.4.3 Transient Protection

The –16 to 80 V common-mode range of the INA20x devices is ideal for withstanding automotive fault conditions ranging from 12-V battery reversal up to 80-V transients, since no additional protective components are required up to those levels. In the event that the INA20x devices are exposed to transients on the inputs in excess of their ratings, then external transient absorption with semiconductor transient absorbers (such as Zeners) are required. TI does not recommend using MOVs or VDRs, except when they are used in addition to a semiconductor transient absorber. Select the transient absorber so the absorber does not allow the INA20x devices to be exposed to transients greater than 80 V (that is, allow for transient absorber tolerance and additional voltage due to transient absorber dynamic impedance). Despite the use of internal Zener-type ESD protection, the INA20x devices do not lend themselves to using external resistors in series with the inputs since the internal gain resistors can vary up to ±30%. (If gain accuracy is not important, then resistors can be added in series with the INA202 inputs with two equal resistors on each input.)

### 7.4.4 Output Voltage Range

The output of the INA20x devices is accurate within the output voltage swing range set by the power supply pin  $(V_{S})$ . This performance is best illustrated when using the INA202 (a gain of 100 version), where a 100-mV full-scale input from the shunt resistor requires an output voltage swing of 10 V, and a power-supply voltage sufficient to achieve 10 V on the output.



## 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The INA20x series is designed to enable simple configuration for detecting overcurrent conditions and current monitoring in an application. This device is individually targeted towards overcurrent detection of a single threshold. However, this device can pair with additional devices and circuitry to create more complex monitoring functional blocks.

## 8.2 Typical Application



(1) In this case, Q inverts the comparator output.

Figure 34. Low-Side Switch Overcurrent Shutdown

### 8.2.1 Design Requirements

The device measures current through a resistive shunt with current flowing in one direction that enables detection of an overcurrent event only when the differential input voltage exceeds the threshold limit. When the current reaches the set limit of the divider  $R_1 / R_2$ , the output of CMP<sub>OUT</sub> transitions high, which turns Q1 on, pulls the gate of the pass-FET low, and turns off the flow off current.



### **Typical Application (continued)**

### 8.2.2 Detailed Design Procedure

Figure 34 shows the basic connections of the device. The input terminals (IN+ and IN -) must be connected as closely as possible to the current-sensing resistor to minimize any resistance in series with the shunt resistance. Additional resistance between the current-sensing resistor and input terminals results in errors in the measurement. When input current flows through this external input resistance, the voltage developed across the shunt resistor differs from the voltage reaching the input terminals.

Use the gain of the INA20x and shunt value to calculate the OUT voltage for the desired trip current. Configure R1 and R2 so that the current trip point is equal to the 0.6-V reference voltage.

#### 8.2.3 Application Curve




Figure 35. Low-Side Switch Overcurrent Shutdown Response

## 9 **Power Supply Recommendations**

The input circuitry of the INA20x devices can accurately measure beyond the power-supply voltage,  $V_s$ . For example, the  $V_s$  power supply is 5 V, whereas the load power-supply voltage is up to 80 V. However, the output voltage range of the OUT pin is limited by the voltages on the power supply pin.

## 9.1 Output vs Supply Ramp Considerations

Figure 36, Figure 37, and Figure 38 show the typical output voltages for high and low-side configurations with the given ramp supply voltage. These fluctuations on the output during power-up may require a controller to incorporate a blanking time to disregard the artifacts.



## **Output vs Supply Ramp Considerations (continued)**





Figure 36. Analog Output vs Supply Ramp (INA200)








Figure 38. Analog Output vs Supply Ramp (INA202)



## 10 Layout

## **10.1 Layout Guidelines**

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
  ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of
  the current-sensing resistor commonly results in additional resistance present between the input pins. Given
  the very-low-ohmic value of the current resistor, any additional high-current carrying impedance causes
  significant measurement errors.
- The power-supply bypass capacitor must be placed as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 μF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

## **10.2 Layout Example**




Figure 39. INA20x Layout Example

## 11 Device and Documentation Support

## 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
INA200	Click here	Click here	Click here	Click here	Click here
INA201	Click here	Click here	Click here	Click here	Click here
INA202	Click here	Click here	Click here	Click here	Click here

### Table 1. Related Links

## 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	(3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA200AID	Last Time Buy	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A
INA200AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQH
INA200AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQH
INA200AIDGKT	Last Time Buy	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQH
INA200AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A
INA200AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A
INA200AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A
INA200AIDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A
INA201AID	Last Time Buy	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A
INA201AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI   Nipdauag   Nipdau			BQJ
INA201AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQJ
INA201AIDGKRG4	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	-	Call TI	Call TI	-40 to 125	BQJ
INA201AIDGKT	Last Time Buy	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI   Nipdauag   Nipdau	Level-2-260C-1 YEAR	-40 to 125	BQJ
INA201AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A
INA201AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A
INA201AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A
INA201AIDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A
INA202AID	Last Time Buy	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 202A
INA202AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQL



Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
INA202AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQL
INA202AIDGKT	Last Time Buy	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQL
INA202AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 202A
INA202AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 202A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA200, INA201, INA202 :



• Automotive : INA200-Q1, INA201-Q1, INA202-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Texas

STRUMENTS

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA200AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA200AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA200AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA200AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA201AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA201AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA202AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA202AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA202AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA202AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

24-Jul-2025



"All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA200AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA200AIDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
INA200AIDR	SOIC	D	8	2500	353.0	353.0	32.0
INA200AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0
INA201AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA201AIDGKT	VSSOP	DGK	8	250	213.0	191.0	35.0
INA201AIDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
INA201AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA201AIDR	SOIC	D	8	2500	353.0	353.0	32.0
INA201AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0
INA202AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA202AIDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
INA202AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA202AIDR	SOIC	D	8	2500	353.0	353.0	32.0

## TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

## TUBE



## - B - Alignment groove width

### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA200AID	D	SOIC	8	75	506.6	8	3940	4.32
INA201AID	D	SOIC	8	75	506.6	8	3940	4.32
INA202AID	D	SOIC	8	75	506.6	8	3940	4.32

## **DGK0008A**



## **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## DGK0008A

## **EXAMPLE BOARD LAYOUT**

## <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



## DGK0008A

## **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## D0008A



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## D0008A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated