











HD3SS3415

SLAS840C - MARCH 2012-REVISED OCTOBER 2015

# **HD3SS3415 4-Channel High-Performance Differential Switch**


#### **Features**

- Compatible with Multiple Interface Standards Operating up to 12 Gbps Including PCI Express Gen III and USB 3.0
- Wide -3-dB Differential BW of over 8 GHz
- Excellent Dynamic Characteristics (at 4 GHz)
  - Crosstalk = -35 dB
  - Off Isolation = -19 dB
  - Insertion Loss = -1.5 dB
  - Return Loss = -11 dB
- VDD Operating Range 3.3 V ±10%
- Small 3.5 mm × 9 mm, 42-Pin WQFN Package
- Common Industry Standard Pinout

# Applications

- Desktop and Notebook PCs
- Server/Storage Area Networks
- PCI Express Backplanes
- Shared I/O Ports

#### **HD3SS3415 Pinout**



## 3 Description

The HD3SS3415 is a high-speed passive switch capable of switching four differential channels, including applications such as two full PCI Express x1 lanes from one source to one of two target locations in a PC/server application. With its bidirectional capability the HD3SS3415 will also support applications that allow connections between one target and two source devices, such as a shared peripheral between two platforms. The HD3SS3415 has a single control line (SEL Pin) which can be used to control the signal path between Port A and either Port B or Port C.


The HD3SS3415 is offered in an industry standard 42-pin WQFN package available in a common footprint shared by several other vendors. The device is specified to operate from a single supply voltage of 3.3 V over the full temperature range of 0°C to 70°C

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
HD3SS3415	WQFN (42)	9.00 mm × 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# **HD3SS3415 Switch Flow Through Routing**





1	Га	h	۵۱	<b>∩</b> f	C	٦n	tο	nte
ı	ıa	v	16	v		_	LC	11.5

Features 1		9.2 Functional Block Diagram	12
Applications 1		9.3 Feature Description	13
		9.4 Device Functional Modes	13
•	10	Application and Implementation	14
		10.1 Application Information	14
•		10.2 Typical Application	15
_	11	Power Supply Recommendations	17
•			
		<del>-</del>	
3			
	13		
		G	
Detailed Description 12	14	·	
	Applications       1         Description       1         Revision History       2         Description continued       3         Pin Configuration and Functions       4         Specifications       6         7.1 Absolute Maximum Ratings       6         7.2 ESD Ratings       6         7.3 Recommended Operating Conditions       6         7.4 Thermal Information       6         7.5 Electrical Characteristics       7         7.6 Dissipation Ratings       7         7.7 Typical Characteristics       9         Parameter Measurement Information       10         Detailed Description       12	Applications       1         Description       1         Revision History       2       10         Description continued       3         Pin Configuration and Functions       4         Specifications       6       11         7.1 Absolute Maximum Ratings       6       12         7.2 ESD Ratings       6       6         7.3 Recommended Operating Conditions       6       6         7.4 Thermal Information       6       13         7.5 Electrical Characteristics       7       7         7.6 Dissipation Ratings       7       7         7.7 Typical Characteristics       9         Parameter Measurement Information       10         Detailed Description       12	Applications19.3 Feature DescriptionDescription19.4 Device Functional ModesRevision History210 Application and ImplementationDescription continued310.1 Application InformationPin Configuration and Functions410.2 Typical ApplicationSpecifications611 Power Supply Recommendations7.1 Absolute Maximum Ratings612 Layout7.2 ESD Ratings612.1 Layout Guidelines7.3 Recommended Operating Conditions612.2 Layout Example7.4 Thermal Information613 Device and Documentation Support7.5 Electrical Characteristics713.1 Community Resources7.6 Dissipation Ratings713.2 Trademarks7.7 Typical Characteristics913.3 Electrostatic Discharge CautionParameter Measurement Information1014Detailed Description12Mechanical, Packaging, and Orderable

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Revision B (August 2015) to Revision C	Page
•	Changed the HD3SS3415 Pinout and HD3SS3415 Switch Flow Through Routing images	С
CI	Changes from Revision A (July 2015) to Revision B	Page
	Changed the Storage temperature MIN value From: 65 To: –65 in the Absolute Maximum Ratings (1)(2) table	6
_	Onlinged the Glorage temperature with Value From: 65 Fe. 65 in the 71550/dte Waximam Natings table	0
· CI	Changes from Original (February 2012 ) to Revision A	Page
<u>CI</u>		Page
<u>CI</u>	Changes from Original (February 2012 ) to Revision A  Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functions Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device	Page
<u>CI</u>	Changes from Original (February 2012 ) to Revision A  Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functions Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	Page al




## 5 Description continued

The HD3SS3415 is a generic 4-CH high-speed mux/demux type of switch that can be used for routing highspeed signals between two different locations on a circuit board. Although it was designed specifically to address PCI Express Gen III applications, the HD3SS3415 will also support several other high-speed data protocols with a differential amplitude of < 1800 mVpp and a common mode voltage of < 2 V, as with USB 3.0 and DisplayPort 1.2. The one select input (SEL) pin of the device can easily be controlled by an available GPIO pin within a system or from a microcontroller.

Copyright © 2012-2015, Texas Instruments Incorporated



# 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN				
NAME	NO.	I/O	DESCRIPTION		
SWITCH PO	RT A				
A0+	1		Port A, Channel 0, High Speed Positive Signal		
A0-	2		Port A, Channel 0, High Speed Negative Signal		
A1+	5		Port A, Channel 1, High Speed Positive Signal		
A1-	6	1/0	Port A, Channel 1, High Speed Negative Signal		
A2+	10	1/0	Port A, Channel 2, High Speed Positive Signal		
A2-	11		Port A, Channel 2, High Speed Negative Signal		
A3+	14		Port A, Channel 3, High Speed Positive Signal		
A3-	15		Port A, Channel 3, High Speed Negative Signal		
SWITCH PO	RT B				
B0+	37		Port B, Channel 0, High Speed Positive Signal		
B0-	36		IPort B, Channel 0, High Speed Negative Signal		
B1+	33		Port B, Channel 1, High Speed Positive Signal		
B1-	32	1/0	Port B, Channel 1, High Speed Negative Signal		
B2+	28	I/O	Port B, Channel 2, High Speed Positive Signal		
B2-	27		Port B, Channel 2, High Speed Negative Signal		
B3+	24		Port B, Channel 3, High Speed Positive Signal		
B3-	23		Port B, Channel 3, High Speed Negative Signal		

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



# Pin Functions (continued)

PIN		1/0	DECORIDATION		
NAME	NO.	I/O	DESCRIPTION		
SWITCH PO	RT C				
C0+	3		Port C, Channel 0, High Speed Positive Signal		
C0-	4		Port C, Channel 0, High Speed Negative Signal		
C1+	7		Port C, Channel 1, High Speed Positive Signal		
C1-	8	I/O	Port C, Channel 1, High Speed Negative Signal		
C2+	12	1/0	Port C, Channel 2, High Speed Positive Signal		
C2-	13		Port C, Channel 2, High Speed Negative Signal		
C3+	16		Port C, Channel 3, High Speed Positive Signal		
C3-	17		Port C, Channel 3, High Speed Negative Signal		
CONTROL, S	SUPPLY, AND NO CON	NECT			
GND	18, 20, 22, 29, 38, 40, 42, Center Pad	Supply	Negative power supply voltage		
NC	21, 25, 31, 35, 39	-	Electrically not connected		
SEL	30	I	Select between port B or port C. Internally tied to GND via 100kΩ resistor		
VDD	9, 19, 26, 34, 41	Supply	Positive power supply voltage		



## 7 Specifications

# 7.1 Absolute Maximum Ratings (1)(2)

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
Supply voltage (V <sub>DD</sub> )	Absolute minimum/maximum supply voltage range	-0.5	4	V	
Maltana	Differential I/O	-0.5	4	\/	
Voltage	Control pin (SEL)	-0.5	VDD+0.5	V	
Storage temperature (T <sub>stg</sub> )		-65	150	٥C	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Typical values for all parameters are at  $V_{DD}$  = 3.3V and  $T_A$  = 25°C. (Temperature limits are specified by design)

		MIN	TYP	MAX	UNIT
Supply voltage		3.0	3.3	3.6	V
Input high voltage (SEL Pin)		2.0		VDD	V
Input low voltage (SEL Pin)		-0.1		8.0	V
Differential voltage (differential pins)	Switch I/O diff voltage	0		1.8	VPP
Common voltage (differential pins)	Switch I/O common mode voltage	0		2.0	V
Operating free-air temperature	Ambient temperature	0		70	°C
	Input high voltage (SEL Pin) Input low voltage (SEL Pin) Differential voltage (differential pins) Common voltage (differential pins)	Input high voltage (SEL Pin) Input low voltage (SEL Pin) Differential voltage (differential pins) Common voltage (differential pins) Switch I/O common mode voltage	Supply voltage 3.0 Input high voltage (SEL Pin) 2.0 Input low voltage (SEL Pin) -0.1 Differential voltage (differential pins) Switch I/O diff voltage 0 Common voltage (differential pins) Switch I/O common mode voltage 0	Supply voltage 3.0 3.3  Input high voltage (SEL Pin) 2.0  Input low voltage (SEL Pin) -0.1  Differential voltage (differential pins) Switch I/O diff voltage 0  Common voltage (differential pins) Switch I/O common mode voltage 0	Supply voltage 3.0 3.3 3.6  Input high voltage (SEL Pin) 2.0 VDD  Input low voltage (SEL Pin) -0.1 0.8  Differential voltage (differential pins) Switch I/O diff voltage 0 1.8  Common voltage (differential pins) Switch I/O common mode voltage 0 2.0

#### 7.4 Thermal Information

		HD3SS3415	
	THERMAL METRIC <sup>(1)</sup>	TQFN (RUA)	UNIT
		42 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	38.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	27.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	5.6	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	27.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.5 Electrical Characteristics

 $R_{SC}$  and  $R_{LOAD}$  = 50  $\Omega$  and  $C_L$  = 50 pF, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DEVICE PAR	RAMETERS						
I <sub>IH</sub>	Input High Voltage (SEL)	$V_{DD} = 3.6 \text{ V}; V_{IN} = VDD$			95	μΑ	
I <sub>IL</sub>	Input Low Voltage (SEL)	V <sub>DD</sub> = 3.6 V; V <sub>IN</sub> = GND			1	μA	
	Leakage Current (Differential I/O	$V_{DD} = 3.6 \text{ V; } V_{IN} = 0 \text{ V; } V_{OUT} = 2 \text{ V}$ ( $I_{LK}$ On OPEN outputs) [Ports B and C]		130			
I <sub>LK</sub>	pins)	$V_{DD}$ = 3.6 V, $V_{IN}$ = 2 V; $V_{OUT}$ = 0 V ( $I_{LK}$ On OPEN outputs) [Port A]			4	μA	
I <sub>DD</sub>	Supply Current	V <sub>DD</sub> = 3.6 V; SEL = V <sub>DD</sub> /GND; Outputs Floating		4.7	6	mA	
C <sub>ON</sub>	Outputs ON Capacitance	V <sub>IN</sub> = 0 V; Outputs Open; Switch ON		1.5		pF	
C <sub>OFF</sub>	Outputs OFF Capacitance	V <sub>IN</sub> = 0 V; Outputs Open, Switch OFF		1		pF	
R <sub>ON</sub>	Output ON resistance	$V_{DD} = 3.3 \text{ V}; V_{CM} = 0.5 \text{ V to } 1.5 \text{ V}; I_{O} = -8 \text{ mA}$		5	8	Ω	
	On resistance match between channels	$V_{DD} = 3.3 \text{ V} ; -0.35 \text{ V} \le V_{IN} \le 1.2 \text{ V}; I_{O} = -8 \text{ mA}$			2	Ω	
ΔR <sub>ON</sub>	On resistance match between pairs of the same channel	$V_{DD} = 3.3 \text{ V}; -0.35 \text{ V} \le V_{IN} \le 1.2 \text{ V}; I_{O} = -8 \text{ mA}$			0.7	Ω	
R <sub>FLAT_ON</sub>	On resistance flatness (R <sub>ON(MAIN)</sub>	$V_{DD} = 3.3 \text{ V}; -0.35 \text{ V} \le V_{IN} \le 1.2 \text{ V}$			1.15	Ω	
t <sub>PD</sub>	Switch propagation delay	Rsc and $R_{LOAD} = 50 \Omega$			85	ps	
	SEL-to-switch Ton	December 50.0		70	250		
	SEL-to-switch Toff	Rsc and $R_{LOAD} = 50 \Omega$		70	250	ns	
T <sub>SKEW_Inter</sub>	Inter-pair output skew (CH-CH)	December 50.0			20	ps	
T <sub>SKEW_Intra</sub>	Intra-pair output skew (bit-bit)	Rsc and $R_{LOAD} = 50 \Omega$			8	ps	
		f = 0.3 MHz		-28			
$R_L$	Differential return loss (VCM = 0 V) See <i>Typical Characteristics</i>	f = 2500 MHz		-12		dB	
	Gee Typical Gharacteristics	f = 4000 MHz		-11			
		f = 0.3 MHz		-90			
X <sub>TALK</sub>	Differential Crosstalk(VCM = 0 V) See <i>Typical Characteristics</i>	f = 2500 MHz		-39		dB	
	Gee Typical Gharacteristics	f = 4000 MHz		-35			
		f = 0.3 MHz		-75			
O <sub>IRR</sub>	Differential Off-Isolation(VCM = 0 V) See <i>Typical Characteristics</i>	f = 2500 MHz		-22		dB	
	Gee Typical Characteristics	f = 4000 MHz		-19			
	Differential Insertion Loss (VCM = 0	f = 0.3 MHz		-0.5			
IL	V) .	f = 2500 MHz		-1.1		dB	
	See Typical Characteristics	f = 4000 MHz		-1.5			
BW	Band Width	At -3 dB		8		GHz	

# 7.6 Dissipation Ratings

	MIN MAX	UNIT
P <sub>D</sub> Power Dissipation	15.5 21.6	mW








Figure 1. Select to Switch Output On  $(T_{ON})$  and Off  $(T_{OFF})$  Timing Diagram






 $T_{SKEWInter}$  = Difference between  $t_{PD}$  for any two pairs of outputs

 $T_{\text{SKEWIntra}}$  = Difference between  $t_{\text{P1}}$  and  $t_{\text{P2}}$  of same pair

Figure 2. Propagation Delay Timing Diagram and Test Setup



## 7.7 Typical Characteristics





# **8 Parameter Measurement Information**




Figure 7. Cross Talk Measurement Setup




Figure 8. Off Isolation Measurement Setup



## **Parameter Measurement Information (continued)**




Figure 9. Source Eye Diagram Test Setup




Figure 10. Output Eye Diagram Test Setup




## 9 Detailed Description

#### 9.1 Overview

The HD3SS3415 is a high-speed passive switch offered in an industry standard 42-pin WQFN package available in a common footprint shared by several other vendors. The device is specified to operate from a single supply voltage of 3.3 V over the full industrial temperature range of 0°C to 70°C. The HD3SS3415 is a generic 4-CH high-speed mux/demux type of switch that can be used for routing high-speed signals between two different locations on a circuit board. Although it was designed specifically to address PCI Express Gen III applications, the HD3SS3415 will also support several other high-speed data protocols with a differential amplitude of < 1800 mVpp and a common-mode voltage of < 2.0 V, as with USB 3.0 and DisplayPort 1.2.

### 9.2 Functional Block Diagram





#### 9.3 Feature Description

The HD3SS3415 has a single control line (SEL Pin) which can be used to control the signal path between Port A and either Port B or Port C. Theone select input (SEL) pin of the device can easily be controlled by an available GPIO pin within a system or from a microcontroller.

Table 1. MUX Pin Connections(1)

PORT A CHANNEL	PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL					
	SEL = L	SEL = H				
A0+	B0+	C0+				
A0-	B0-	C0-				
A1+	B1+	C1+				
A1-	B1-	C1-				
A2+	B2+	C2+				
A2-	B2-	C2-				
A3+	B3+	C3+				
A3-	B3-	C3-				

<sup>(1)</sup> The HD3SS3415 can tolerate polarity inversions for all differential signals on Ports A, B and C. Care should be taken to ensure the same polarity is maintained on Port A vs. Port B/C.

#### 9.4 Device Functional Modes

Table 2 lists the functional modes for the HD3SS3415.

Table 2. HD3SS3415 Control Logic

CONTROL PIN (SEL)	PORT A TO PORT B CONNECTION STATUS	PORT A TO PORT C CONNECTION STATUS
L (Default State)	Connected	Disconnected
Н	Disconnected	Connected

Copyright © 2012-2015, Texas Instruments Incorporated



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

#### 10.1.1 AC Coupling Caps

Many interfaces require AC coupling between the transmitter and receiver. The 0402 capacitors are the preferred option to provide AC coupling, and the 0603 size capacitors also work. The 0805 size capacitors and C-packs should be avoided. When placing AC coupling capacitors symmetric placement is best. A capacitor value of 0.1  $\mu$ F is best and the value should be match for the  $\pm$  signal pair. The placement should be along the TX pairs on the system board, which are usually routed on the top layer of the board.

There are several placement options for the AC coupling capacitors. Because the switch requires a bias voltage, the capacitors must only be placed on one side of the switch. If they are placed on both sides of the switch, a biasing voltage should be provided. A few placement options are shown below. In Figure 11, the coupling capacitors are placed between the switch and endpoint. In this situation, the switch is biased by the system/host controller.




Figure 11. AC Coupling Capacitors Between Switch Tx and Endpoint Tx

In Figure 12, the coupling capacitors are placed on the host transmit pair and endpoint transmit pair. In this situation, the switch on the top is biased by the endpoint and the lower switch is biased by the host controller.




Figure 12. AC Coupling Capacitors on Host Tx and Endpoint Tx



### **Application Information (continued)**

If the common-mode voltage in the system is higher than 2 V, the coupling capacitors are placed on both sides of the switch (shown in Figure 13). A biasing voltage of less than 2 V is required in this case.




Figure 13. AC Coupling Capacitors on Both Sides of Switch

## 10.2 Typical Application




Figure 14. Typical Application Schematic

Copyright © 2012–2015, Texas Instruments Incorporated



### **Typical Application (continued)**

#### 10.2.1 Design Requirements

Table 3 lists the design parameters of this example.


#### **Table 3. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	3.3 V
Decoupling capacitors	0.1 μF
AC Capacitors	75 nF - 200 nF (100 nF shown) USBSS TX p and n lines require AC capacotprs. Alternate mode signals may or may not require AC capacitors

### 10.2.2 Detailed Design Procedure

- Connect VDD and GND pins to the power and ground planes of the printed circuit board, with a 0.1-uF bypass capacitor.
- Use +3.3-V TTL/CMOS logic level at SEL
- Use controlled-impedance transmission media for all the differential signals
- Ensure the received complimentary signals are with a differential amplitude of <1800 mVpp and a commonmode voltage of <2 V</li>

### 10.2.3 Application Curves





## 11 Power Supply Recommendations

The HD3SS3415 requires +3.3-V digital power sources. VDD 3.3 supply must have 0.1-µF bypass capacitors to VSS (ground) for proper operation. TI recommends one capacitor for each power terminal. Place the capacitor as close as possible to the terminal on the device and keep trace length to a minimum. Smaller value capacitors such as 0.01-µF are also recommended on the digital supply terminals.

## 12 Layout

# 12.1 Layout Guidelines

- Decoupling caps should be placed next to each power terminal on the HD3SS3415. Take care to minimize the stub length of the trace connecting the capacitor to the power pin.
- Avoid sharing vias between multiple decoupling caps.
- Place vias as close as possible to the decoupling cap solder pad.
- Widen VDD/GND planes to reduce effect of static and dynamic IR drop.
- The VBUS traces/planes must be wide enough to carry maximum of 2 A current

### 12.2 Layout Example




Figure 17. Layout Example

Submit Documentation Feedback Copyright © 2012-2015, Texas Instruments Incorporated



## 13 Device and Documentation Support

### 13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(.,	(=)			(0)	(4)	(5)		(0)
HD3SS3415RUAR	Active	Production	WQFN (RUA)   42	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HD3SS3415
HD3SS3415RUAR.B	Active	Production	WQFN (RUA)   42	3000   LARGE T&R	-	Call TI	Call TI	0 to 70	
HD3SS3415RUAT	Active	Production	WQFN (RUA)   42	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HD3SS3415
HD3SS3415RUAT.B	Active	Production	WQFN (RUA)   42	250   SMALL T&R	-	Call TI	Call TI	0 to 70	
HD3SS3415RUATG4	Active	Production	WQFN (RUA)   42	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HD3SS3415
HD3SS3415RUATG4.B	Active	Production	WQFN (RUA)   42	250   SMALL T&R	-	Call TI	Call TI	0 to 70	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS3415RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1
HD3SS3415RUAT	WQFN	RUA	42	250	180.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1
HD3SS3415RUATG4	WQFN	RUA	42	250	180.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

www.ti.com 18-Jun-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS3415RUAR	WQFN	RUA	42	3000	367.0	367.0	38.0
HD3SS3415RUAT	WQFN	RUA	42	250	210.0	185.0	35.0
HD3SS3415RUATG4	WQFN	RUA	42	250	210.0	185.0	35.0

9 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated