











HD3SS2522

SLLSEM6B - APRIL 2015-REVISED AUGUST 2015

HD3SS2522 USB Type-C SS MUX with DFP Controller

1 Features

- · Compliant to USB Type-C Specification 1.1
- Mode Configuration
 - Host Only DFP
- Channel Configuration (CC)
 - Attach of USB Port Detection
 - Cable Orientation Detection
 - Type-C Current Mode (Default, Mid, High)
- Supply Voltage 3.3 V ± 10%
- 2:1 Mux Solution for USB 3.1 Signaling
- Operates up to 10 Gbps with Wide -3 dB BW of 8 GHz
- Excellent Dynamic Characteristics at 2.5 GHz
 - Crosstalk = -39 dB
 - Off Isolation = -22 dB
 - Insertion Loss = −1.2 dB
 - Input Return Loss = -12 dB
- Low Active (2 mW) and Standby Power (50 μW)
 Consumption

2 Applications

- Desktop and Notebook PCs
- USB Type-C DFP Applications
- Motherboards

3 Description

HD3SS2522 is a 2:1 USB mux with Configuration Channel (CC) logic with Downstream Facing Port (DFP) support. The HD3SS2522 presents itself as a DFP according to the USB Type-C Spec. The CC logic block monitors the CC1 and CC2 pins voltages to determine when a USB port has been attached. Once a USB port has been attached, the CC logic also determines the orientation of the cable and configures the USB SS mux accordingly.

The HD3SS2522 provides an VBUS_EN signal to control legacy power switch to provide 5 V to VBUS. The device also provides control signals needed to support 5 V VCONN sourcing for ecosystems implementing USB Type-C.

Excellent dynamic characteristics of the device allow high speed switching with minimum attenuation to the signal eye diagram and little added jitter. The device also has low current consumption in Standby mode.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
HD3SS2522	WQFN (56)	11.00 mm x 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents


1	Features 1	7.3 Feature Description 1
2	Applications 1	7.4 Device Functional Modes 1
3	Description 1	8 Application and Implementation 1
4	Revision History2	8.1 Application Information 1
5	Pin Configuration and Functions	8.2 USB Type-C DFP Typical Application 1
6	Specifications5	9 Power Supply Recommendations 1
٠	6.1 Absolute Maximum Ratings	10 Layout 1
	6.2 ESD Ratings	10.1 Layout Guidelines 1
	6.3 Recommended Operating Conditions	10.2 Layout Example 1
	6.4 Thermal Information	11 Device and Documentation Support 1
	6.5 Electrical Characteristics	11.1 Community Resources1
	6.6 Timing Requirements	11.2 Trademarks 1
	6.7 Switching Characteristics	11.3 Electrostatic Discharge Caution 1
7	Detailed Description	11.4 Glossary1
•	7.1 Overview	12 Mechanical, Packaging, and Orderable
	7.2 Functional Block Diagram	Information 1
	ŭ	

4 Revision History

Changes from Revision A (July 2015) to Revision B	Page
Changed Features From: Compliant to USB Type-C Specification 1.0 To: Compliant to	USB Type-C Specification 1.1 1
Changes from Original (April 2015) to Revision A	Page
Changed the Description of VBUS_EN in the Pin Functions table	4



5 Pin Configuration and Functions



Pin Functions

	PIN	1/0	DECODIFICAL		
NAME NO.		I/O	DESCRIPTION		
A0p	2	I/O	Port A0, High Speed Positive Signal		
A0n	3	I/O	Port A0, High Speed Negative Signal		
A1p	5	I/O	Port A1, High Speed Positive Signal		
A1n	6	I/O	Port A1, High Speed Negative Signal		
В0р	48	I/O	Port B0, High Speed Positive Signal		
B0n	47	I/O	Port B0, High Speed Negative Signal		
B1p	46	I/O	Port B1, High Speed Positive Signal		
B1n	45	I/O	Port B1, High Speed Negative Signal		
C0p	44	I/O	Port C0, High Speed Positive Signal		
C0n	43	I/O	Port C0, High Speed Negative Signal		
C1p	42	I/O	Port C1, High Speed Positive Signal		
C1n	41	I/O	Port C1, High Speed Negative Signal		
CC_IN	18	I/O	Selected CC signal back to the device as input - connect to CC_OUT pin		

Copyright © 2015, Texas Instruments Incorporated



Pin Functions (continued)

PIN						
NAME	NO.	1/0		DESCRIPTION		
CC_OUT	11	I/O	Selected CC signal as outpu	ut - connect to CC_IN pin		
CC_SEL_IN	12	I	CC Signal select pin input -	Connect to CC_SEL_OUT		
CC_SEL_OUT	19	0	CC Signal select pin output	- Connect to CC_SEL_IN		
CC_OEn_IN	9	I	Active Low CC MUX Enable	input – connect to CC_OEn_C	DUT	
CC_OEn_OUT / VconnEnPol	32	I/O			The pin is also sampled	
CC1	37	I/O	USB Type-C configuration c	hannel for position 1		
CC2	35	I/O	USB Type-C configuration c	hannel for position 2		
GND	33 , 39, 53	G	Ground			
GPIO1	28	I/O	GPIO or SCL for FW update)		
GPIO2	29	I/O	GPIO or SDA for FW update)		
			IMODE1	IMODE2	Current Mode	
			Low	Low	Default	
IMODE1 IMODE2	26 27	1	Low	High	Mid (1.5 A)	
IWODEZ	21		High	Low	Reserved	
			High	High	High (3A)	
MODE_LED	15	0	High when UFP attach detec	cted		
NC	1, 24, 49, 50, 51, 54, 55, 56		Not connected			
RST	30	I	CC Controller Reset			
RSVD	10, 25, 31, 36, 38	I/O	Reserved			
SS_OEn_IN	8	I	Active Low SS MUX Enable	input – connect to SS_OEn_O	UT	
SS_OEn_OUT / VBUSEnPol	34	I/O	Active Low SS MUX Enable upon reset to set the polarity 0 = VBUS_EN polarity is act 1 = VBUS_EN polarity is act	tive high.	IN. The pin is also sampled	
SS_SEL_IN	7	I	SS Port select pin input - Co	onnect to SS_SEL_OUT		
SS_SEL_OUT	20	0	SS Port select pin output – 0	Connect to SS_SEL_IN		
VBUS_EN	21	0	Polarity programmable via V attach is detected.	BUSEnPol pin (pin 34). Driven	low or high when UFP	
VBUS_FAULT#	16	I	VBUS Fault signal in from V	BUS Power switch. Active low.		
VCC	4 , 13, 14, 40, 52	Р	3.3V Power			
VCONN_FAULT#	17	I	VCONN Fault signal in from VCONN switches. Active low.			
VCTRL1	22	0	Polarity programmable via VconnEnPol pin (pin 32). Driven low or high when active cable is detected.			
VCTRL2	23	0	Polarity programmable via V cable is detected.	connEnPol pin (pin 32). Driven	low or high when active	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Power supply voltage ran	ge, V _{CC}	-0.4	4	
Valtage Dongs	Differential I/O (High bandwidth signal path, AxP/N, BxP/N, CxP/N)	-0.4	2.4	V
Voltage Range	Control Pins and Single Ended I/Os including CC1 and CC2	-0.4	$V_{CC} + 0.4$	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		3	3.3	3.6	V
V_{IH}	Input high voltage	Control/Status pins	2		V_{CC}	V
V_{IL}	Input low voltage	Control/Status pins	-0.1		0.8	V
$V_{I/O(Diff)}$	Differential voltage	Switch I/O diff voltage	0		1.6	V_{PP}
$V_{I/O(CM)}$	Common voltage	Switch I/O common mode voltage	0		2	V
V _{I/O}	Input / output voltage	CC_OUT, CC_IN, and selected CC pin for configuration	0		V _{CC}	V
V_{IN}	Input voltage	Selected CC pin for VCONN	0		5.5	V
T _A	Operating free-air temperature	HD3SS2522RHU	0		70	°C

6.4 Thermal Information

		HD3SS2521A	
	THERMAL METRIC ⁽¹⁾	RHU	UNIT
		56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.6	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	8.5	0000
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.5	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: HD3SS2522



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC}	Supply current	V _{CC} = 3.6 V, SS_OEn, CC_OEn = GND		0.6	1	mA
I _(STANDBY)	Standby current	V _{CC} = 3.3 V, SS_OEN, CC_OEn = V _{CC}		15		μΑ
VBUS_FA	JLT#, VCONN_FAULT#, IMODE1, IMC	DE2, RST, RSVD, GPIO1, GPIO2			<u> </u>	
V _{IT+}	Positive-going input threshold voltage		0.45 x V _{CC}		0.75 x V _{CC}	V
V _{IT-}	Negative-going input threshold voltage		0.25 x V _{CC}		0.55 x V _{CC}	V
V _{hys}	nput voltage hysteresis (V _{IT+} – V _{IT-})	V _{CC} = 3 V	0.3		1	V
R _{PULL}	Pullup/pulldown resistor	Pullup: $V_{IN} = GND$, Pulldown: $V_{IN} = V_CC$, $V_{CC} = 3 V$	20	35	50	kΩ
Cı	Input capacitance	V _{IN} = GND or V _{CC}		5		pF
LGK	High-impedance leakage current	$V_{IN} = GND \text{ or } V_{CC}, V_{CC} = 3 \text{ V},$ Pullup/Pulldown disabled			±50	nA
VCTRL1, V	CTRL2, VBUS_EN					
V _{OL}	Low-level output voltage	$I_{OL(max)} = 6 \text{ mA}^{(1)}$	G	SND + 0.3		V
MODE_LE	D		•			
V _{OH}	High-level output voltage	$I_{OH(max)} = -6 \text{ mA}^{(1)}$,	V _{CC} – 0.3		V
V _{OL}	Low-level output voltage	$I_{OL(max)} = 6 \text{ mA}^{(1)}$	G	SND + 0.3		V
AxP/N, Bx	P/N, CxP/N					
•	High important and a second	$V_{CC} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}, V_{OUT} = 2 \text{ V}$ (I_{LKG} on open outputs Port B and C)			130	μΑ
LGK	High-impedance leakage current	$V_{CC} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}, V_{OUT} = 2 \text{ V}$ (I_{LKG} on open outputs Port A)			4	μΑ
CC1, CC2						
I _{LGK}	High-impedance leakage current	$V_{CC} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}, V_{OUT} = 0 \text{ V to 4 V}$			1	μΑ

⁽¹⁾ The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.



6.6 Timing Requirements

			MIN	NOM	MAX	UNIT
AxP/N,	BxP/N, CxP/N HIGH-BANDWIDTH SIG	GNAL PATH				
t _{PD}	Switch Propagation Delay	R_{SC} and $R_L = 50 \Omega$			85	ps
t _{ON}	SS_SEL_IN -to-Switch toN	D and D 50.0		70	250	ns
t _{OFF}	SS_SEL_IN -to-Switch t _{OFF}	R_{SC} and $R_L = 50 \Omega$		70	250	ns






Figure 1. Select to Switch t_{ON} and t_{OFF}





 $t_{PD} = Max(t_{p1}, t_{p2})$

 $t_{SK(O)}$ = Difference between t_{PD} for any two pairs of outputs



 $t_{SK(b-b)} = 0.5 X | (t_4 - t_3) + (t_1 - t_2) |$

- (1) Measurements based on an ideal input with zero intra-pair skew on the input, i.e. the input at A to B/C or the input at B/C to A
- (2) Inter-pair skew is measured from lane to lane on the same channel, e.g. C0 to C1
- (3) Intra-pair skew is defined as the relative difference from the p and n signals of a single lane

Figure 2. Propagation Delay and Skew



6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
AxP/N, Bx	P/N, CxP/N				
t _{SK(O)}	Inter-pair output skew (channel-channel)	R_{SC} and $R_L = 50 \Omega$		20	ps
t _{SK(b-b)}	Inter-pair output skew (bit-bit)			8	ps
C _{ON}	Outputs ON capacitance	V _{IN} = 0 V, outputs open, switch ON	1.5		pF
C _{OFF}	Outputs OFF capacitance	V _{IN} = 0 V, outputs open, switch OFF	1		pF
R _{ON}	Output ON resistance	$V_{CC} = 3.3 \text{ V}, V_{CM} = 0.5 \text{ V} - 1.5 \text{ V}, I_{O} = -8 \text{ mA}$	5	8	Ω
AD	On resistance match between channels	$V_{CC} = 3.3 \text{ V}; -0.35 \text{ V} \le V_{IN} \le 1.2 \text{ V};$		2	0
ΔR _{ON}	On resistance match between pairs of the same channel	I _O = -8 mA		0.7	Ω
R _(FLAT_ON)	On resistance flatness [R _{ON(MAX)} - R _{ON(MIN)}]	$V_{CC} = 3.3 \text{ V}; -0.35 \text{ V} \le V_{IN} \le 1.2 \text{ V}$		1.15	Ω
D	Differential input return loss	f = 2.5 GHz	-12		dB
R_L	(V _{CM} = 0 V)	f = 4 GHz	-11		uБ
V	Differential executally ()/	f = 2.5 GHz	-39		dB
X _{TALK}	Differential crosstalk (V _{CM} = 0 V)	f = 4 GHz	-35		uБ
0	Differential off including ()/	f = 2.5 GHz	-22		-10
O_{IRR}	Differential off-isolation (V _{CM} = 0 V)	f = 4 GHz	-19		dB
	Differential insertion loss	f = 2.5 GHz	-1.1		40
IL	$(V_{CM} = 0 V)$	f = 4 GHz	-1.5		dB
BW	Bandwidth	At 3 dB	6		GHz



7 Detailed Description


7.1 Overview

HD3SS2522 is a 10-Gbps USB mux with Configuration Channel (CC) logic with DFP support. The HD3SS2522 presents itself as a DFP according to the USB Type-C Spec. The CC logic block monitors the CC1 and CC2 pin voltages to determine when a USB port has been attached. Once a USB port has been attached, the CC logic also determines the orientation of the cable and configures the USB SS mux accordingly.

The device provides an VBUS_EN signal to control legacy power switch to provide 5 V to VBUS. The device also provides IOs needed to support 5 V VCONN sourcing for ecosystems implementing USB Type-C.

Excellent dynamic characteristics of the device allow high speed switching with minimum attenuation to the signal eye diagram and little added jitter. The device also has low current consumption in Standby mode.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Adaptive Common Mode Tracking for USB 3.1 MUX

The device provides an integrated USB 3.1 2:1 passive MUX. The MUX provides adaptive common mode tracking allowing RX and TX channels to have different common mode voltage. This feature allows simpler system implementation.

7.3.2 DFP-to-UFP Attach/Detach Detection

The HD3SS2522 monitors the CC lines as a Type-C DFP port. When the device senses that one of the CC has a resistance to GND, it detects that an UFP is attached. The device provides an emulated ID signal (VBUS EN) in the event of a UFP attach.

The device also monitors specified pull down resistor according to Type-C specifications to determine if an active cable is attached. In the event of active cable detection, HD3SS2522 provides necessary control signals for VCONN switches that provide 5-V VCONN power to appropriate CC pin.

7.3.3 Plug Orientation/Cable Twist Detection

According to USB Type-C specifications plug can be inserted into a receptacle in either one of two orientations. HD3SS2522 monitors for a pull-down resistors from an attached UFP port determining the MUX orientation.

7.3.4 VBUS Fault

HD3SS2522 does not take any action in case of a VBUS fault. VBUS fault needs to be handled by legacy power management implementations.

7.3.5 VCONN Fault

If a VCONN fault is determined by the external power switch and fed into the device through VCONN_FAULT pin, HD3SS2522 will latch it off until the cable is unplugged if there is a fault that does not clear within 5 ms. Which is a sufficient amount of time to charge the 10-µF inrush capacitance.

7.4 Device Functional Modes

Copyright © 2015, Texas Instruments Incorporated

7.4.1 Unattached.DFP State

In this state, the HD3SS2522 as a DFP port is waiting to detect the presence of a UFP. The device injects pullup currents to both of the CC lines.

7.4.2 Attached.DFP State

When HD3SS2522 is in the Attached.DFP state, the port is attached and operating as a DFP. The device continues to monitor the CC pins to make sure the appropriate pin is within vRd range specified by Type-C specification. The device source current on one of the this CC pins and monitor its voltage. The port advertises one of the three levels of VBUS power capability as specified in Type-C spec according to GPIO pins IMODE1 and IMODE2.

The device controls the VCONN power switches to apply VCONN to the unused CC pin if the voltage on the unused CC pin is within the vRa range as specified in Type-C specification.



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The HD3SS2522 is a high speed switch with integrated DFP CC controller. The HD3SS2522 can be implemented in any USB Type-C DFP applications in conjunction with VBUS and VCONN switches.

8.2 USB Type-C DFP Typical Application

This section depicts the typical Type-C system with a USB Host or Hub. The Type C receptacle in this system is a DFP only providing VBUS and VCONN upon the connection of UFP device. The HD3SS2522 DFP CC controller determines the UFP attachment and provides VBUS and VCONN based upon the Type-C specification state diagram and timing definition.



This Figure represents high level block diagram of the Type C DFP implementation not a circuit level implementation.

Figure 3. USB Type-C DFP



USB Type-C DFP Typical Application (continued)

8.2.1 Design Requirements

For this design example, use the parameters shown in Table 1.

Table 1. Design Parameters

PARAMETER	VALUE				
V _{CC}	3.3 V				
AxP/N, BxP/N, CxP/N V _{CM} Voltage	0 V – 2 V				
CC_IN, CC_OUT, CC1, CC2	0 V -3.3 V				
Control Pin Vmax for Low	0.8 V				
Control Pin Vmax for High	2 V				

8.2.2 Detailed Design Procedure

8.2.2.1 USB Type-C Current Advertising

HD3SS2522 can be used to advertise USB Type-C current in conjunction with pull up resistors to CC1 and CC2 pins. These pull up resistors must meet the Type C spec requirements. The IMODE1 and IMODE2 setting must match the CC resistor configuration for the current mode: default, mid or high.

8.2.2.2 VCONN and VBUS Power Switch Control

VCTRL1# and VCTRL2# are outputs from the HD3SS2522 CC controller to enable or disable the VCONN switch based upon the orientation detection, audio accessory termination Ra detection, and/or fault condition.

VBUS EN is an output from the HD3SS2522 CC controller to enable VBUS switch. Upon detection of UFP attachment, the VBUS EN is asserted to enable VBUS switch.

8.2.2.3 Firmware Upgradability

If necessary, the CC controller firmware (FW) can be updated via GPIO1, GPIO2 and SYS_COM_REQ. Contact Texas Instruments for further assistance with upgrading the FW.

8.2.3 USB Type-C DFP Circuit Schematics with a Type C Receptacle

The schematics below depicts the circuit level implementation of the Type C system with HD3SS2522 and a DFP only Type C connector. The system should select a power switch that complies with the Type C specification and application requirements. The power switch can be controlled by the HD3SS2522. See the Detailed Design *Procedure* section of the datasheet for design details.

Product Folder Links: HD3SS2522






Figure 4. Example Schematics With a Type-C Receptacle



9 Power Supply Recommendations

The HD3SS2522 does not have any special requirement for power supply as long as it is within the recommended range. The device also does not have any special reset requirement.

10 Layout

10.1 Layout Guidelines

10.1.1 Critical Routes

The high speed differential signals must be routed with great care to minimize signal quality degradation between the connector and the source or sink of the high speed signals by following the guidelines provided in this document. Depending on the configuration schemes, the speed of each differential pair can reach a maximum speed of 10 Gbps. These signals are to be routed first before other signals with highest priority.

- Each differential pair should be routed together with controlled differential impedance of 85 to 90-Ω and 50-Ω common mode impedance. Keep away from other high speed signals. The number of vias should be kept to minimum. Each pair should be separated from adjacent pairs by at least 3 times the signal trace width. Route all differential pairs on the same group of layers (Outer layers or inner layers) if not on the same layer. No 90 degree turns on any of the differential pairs. If bends are used on high speed differential pairs, the angle of the bend should be greater than 135 degrees.
- Length matching:
 - Keep high speed differential pairs lengths within 5 mil of each other to keep the intra-pair skew minimum.
 The inter-pair matching of the differential pairs is not as critical as intra-pair matching. The SSTX and SSRX pairs do not have to match while they need to be routed as short as possible.
- Keep high speed differential pair traces adjacent to ground plane.
- Do not route differential pairs over any plane split.
- ESD components on the high speed differential lanes should be placed nearest to the connector in a pass through manner without stubs on the differential path.
- For ease of routing, the P and N connection of the USB3.1 differential pairs to the HD3SS2522 pins can be swapped.

10.1.2 General Routing/Placement Rules

- Route all high-speed signals first on un-routed PCB. The stub on USB2 D+ and D- pairs should not exceed 3.5 mm.
- Follow 20H rule (H is the distance to ref-plane) for separation of the high speed trace from the edge of the plane
- Minimize parallelism of high speed clocks and other periodic signal traces to high speed lines
- All differential pairs should be routed on the top or bottom layer (microstrip traces) if possible or on the same group of layers. Vias should only be used in the breakout region of the device to route from the top to bottom layer when necessary. Avoid using vias in the main region of the board at all cost. Use a ground reference via next to signal via. Distance between ground reference via and signal need to be calculated to have similar impedance as traces.
- All differential signals should not be routed over plane split. Changing signal layers is preferable to crossing plane splits.
- Use of and proper placement of stitching caps when split plane crossing is unavoidable to account for highfrequency return current path
- Route differential traces over a continuous plane with no interruptions.
- Do not route differential traces under power connectors or other interface connectors, crystals, oscillators, or any magnetic source.
- Route traces away from etching areas like pads, vias, and other signal traces. Try to maintain a 20 mil keepout distance where possible.
- Decoupling caps should be placed next to each power terminal on the HD3SS2522. Care should be taken to minimize the stub length of the trace connecting the capacitor to the power pin.
- Avoid sharing vias between multiple decoupling caps.



Layout Guidelines (continued)

- Place vias as close as possible to the decoupling cap solder pad.
- Widen VCC/GND planes to reduce effect of static and dynamic IR drop.
- The VBUS traces/planes must be wide enough to carry max current for the application.

10.2 Layout Example




Figure 5. Layout



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2015, Texas Instruments Incorporated

www.ti.com 18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	, ,	()			· ,	(4)	(5)		, ,
HD3SS2522RHU	Preview	Production	WQFN (RHU) 56	250 null	-	Call TI	Call TI	0 to 70	
HD3SS2522RHUR	Active	Production	WQFN (RHU) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	HD3S2522
HD3SS2522RHUR.A	Active	Production	WQFN (RHU) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	HD3S2522
HD3SS2522RHUR.B	Active	Production	WQFN (RHU) 56	2000 LARGE T&R	-	Call TI	Call TI	0 to 70	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Aug-2015

TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS2522RHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	8.0	24.0	Q1

www.ti.com 19-Aug-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS2522RHUR	WQFN	RHU	56	2000	367.0	367.0	45.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated