

# HD3SS215 6.0 Gbps HDMI DisplayPort 2:1/1:2 Differential Switch

#### 1 Features

- General purpose 2:1/1:2 differential switch
- Compatible with displayport electrical standard
- Compatible with hdmi electrical standards
- 2:1 and 1:2 switching supporting data rates up to 6
- Supports HPD switching
- Supports AUX and DDC switching
- Wide -3-dB differential bandwidth of 7 GHz
- Excellent dynamic characteristics (at 3 GHz)
  - Crosstalk = -35 dB
  - Isolation = –21 dB
  - Insertion Loss = -1.6 dB
  - Return Loss = -12 dB
  - Max Bit-Bit Skew = 5 ps
- VDD operating range 3.3 V ±10%
- Commercial temperature range: 0°C to 70°C (HD3SS215)
- Industrial temperature range: -40°C to 85°C (HD3SS215I)
- Package options:
  - 5 mm x 5 mm, 50-ball ZXH
  - 8 mm × 8 mm, 56-pin RTQ
- Output enable (OE) pin disables switch to save power
- Power consumption:
  - Active < 9 mW typical</li>
  - Standby < 30 μW maximum (when OE = L)</li>

### 2 Applications

- **Desktop and Notebook Applications:** 
  - PCI Express Gen 1, Gen 2 Switching
  - DP Switching
  - HDMI Switching
  - LVDS Switching
- Connected peripherals & printers
- Home theater & entertainment
- TV
- Gaming
- Pro audio, video & signage


## 3 Description


HD3SS215 is a high-speed wide common mode passive switch capable of supporting DisplayPort HBR2 and high definition multimedia interface (HDMI) applications requiring 4k2k 60Hz refresh rates. The HD3SS215 can be configured to support two sources to one sink or one source to two sinks. To support these video standards the HD3SS215 also switches the display data channel (DDC) and hot plug detect (HPD) signals for HDMI or digital video interface (DVI) applications. It also switches the auxiliary (AUX) and hot plug detect (HPD) signals for DisplayPort applications. The flexibility the HD3SS215 provides by supporting both wide common mode and AC or DC coupled links makes it ideal for many applications.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
HD3SS215,	nFBGA (50)	5.00 mm x 5.00 mm
HD3SS215I	QFN (56)	8.00 mm × 8.00 mm

For all available packages, see the orderable addendum at the end of the datasheet.





**Application Schematic** 



# **Table of Contents**

1 Features1	8.1 Overview	13
2 Applications1	8.2 Functional Block Diagram	14
3 Description1	8.3 Feature Description	15
4 Revision History2	8.4 Device Functional Modes	15
5 Description (continued)4	9 Applications and Implementation	16
6 Pin Configuration and Functions4	9.1 Application Information	16
7 Specifications9	9.2 Typical Applications	
7.1 Absolute Maximum Ratings (1) (2)9	10 Layout	
7.2 ESD Ratings9	10.1 Layout Guidelines	
7.3 Recommended Operating Conditions9	10.2 Layout Example	22
7.4 Thermal Information9	11 Device and Documentation Support	
7.5 Electrical Characteristics10	11.1 Community Resources	24
7.6 Electrical Characteristics, Device Parameters (1) 11	11.2 Trademarks	24
7.7 Switching Characteristics11	12 Mechanical, Packaging, and Orderable	
7.8 Timing Diagrams11	Information	24
8 Detailed Description13		
•		

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

_	Changes from Revision D (September 2015) to Revision E (December 2020)	Page
•	NOTE: The device in the MicroStar Jr. BGA packaging were redesigned using a laminate nFB0 This nFBGA package offers datasheet-equivalent electrical performance. It is also footprint equivalent Jr. BGA. The new package designator in place of the discontinued package designator	uivalent to the
	updated throughout the datasheet	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH. Updated thermal data	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH	
C	Changes from Revision C (August 2015) to Revision D (September 2015)	Page
•	Changed Section 3 text string from "DisplayPort 1.2a" to "DisplayPort HBR2" and from	
	to "HDMI"	
•	Deleted R <sub>0JC(bot)</sub> spec from Thermal Information table as N/A	
•	Deleted "Operating free air temperature" spec from Electrical Characteristics table	
•		10
•	Deleted "Operating free air temperature" spec from Electrical Characteristics table	10 20 by be used to
•	Deleted "Operating free air temperature" spec from Electrical Characteristics table	
•	Deleted "Operating free air temperature" spec from Electrical Characteristics table	
•	Deleted "Operating free air temperature" spec from Electrical Characteristics table	



### www.ti.com

•	Changed Section 1 list item From: Compatible With DisplayPort 1.2a Electrical Standard To: Compatible	
	DisplayPort Electrical Standard	1
•	Changed Section 1 list item From: Compatible With HDMI 1.4b and HDMI 2.0 Electrical Standards To: Compatible With HDMI Electrical Standards	1
	Added Section 1 item: Commercial Temperature Range: –40°C to 70°C (HD3SS215)	
	Added Section 1 item: Inductrial Temperature Range: –40°C to 85°C (HD3SS215I)	
	Added Section 1, Package Options: 8 mm × 8 mm, 56-Pin RTQ	
•	Changed the Section 2 list item From: TV and Monitors To: UHDTV, HDTV and Monitors	
•	Added Section 5 paragraph.	
•	Added the 56-Pin QFN image	
•	Added RTQ column to the Pin Functions table	
•	Added RTQ column to the Pin Functions table	<mark>7</mark>
•	Moved T <sub>stq</sub> From: Section 7.2 To: Section 7.1	9
•	Changed the Handling Ratings table to Section 7.2 table	
•	Added HD3SS2151I, Operating free-air temperature Section 7.3	
•	Added RTQ 56 PIN values to the Section 7.4	9
•	Added table Note " This pin can be driven" to the Section 7.5 table	10
•	Changed the Section 7.6 table to include ZQE and RTQ package values	11
•	Added the Section 7.7 table	11
•	Added section: Section 9.2.4	20
•	Added Figure 10-3	22
C	hanges from Revision * (May 2014) to Revision A (May 2014)	Page
	Changed Section 3 section	1
•	Changed Figure 9-1	16

# 5 Description (continued)

One typical application would be a mother board that includes two GPUs that need to drive one DisplayPort sink. The GPU is selected by the Dx\_SEL pin. Another application is when one source needs to switch between one of two sinks, such as a side connector an a docking station connector. The switching is controlled using the Dx\_SEL and AUX\_SEL pins. The HD3SS215I operates from a single supply voltage of 3.3 V, over full industrial temperature range –40°C to 85°C, in the ZXH package and 56 pin RTQ package.

# **6 Pin Configuration and Functions**

	1	2	3	4	5	6	7	8	9
Α	Dx_SEL	VDD		DA0(n)	DA1(n)	DA2(n)		DA3(p)	DA3(n)
В	DC0(n)	DC0(p)	GND	DA0(p)	DA1(p)	DA2(p)	OE	DB0(p)	DB0(n)
С		AUX_SEL						GND	
D	DC1(n)	DC1(p)						DB1(p)	DB1(n)
E	DC2(n)	DC2(p)						DB2(p)	DB2(n)
F	DC3(n)	DC3(p)						DB3(p)	DB3(n)
G		GND						GND	
н	AUXC(n)	AUXC(p)	HPDB	GND	DDCCLK_B	AUXB(p)	GND	DDCCLK_A	AUXA(p)
J	HPDC	HPDA	DDCCLK_C	VDD	DDCDAT_B	AUXB(n)	DDCDAT_C	DDCDAT_A	AUXA(n)

Figure 6-1. 50-Pin μBGA ZXH Package (Top View)




Figure 6-2. 56-Pin QFN RTQ Package (Top View)

Table 6-1. Pin Functions

PIN				
NAME	NO.		I/O	DESCRIPTION <sup>(1)</sup>
NAME	ZXH	RTQ		
Dx_SEL	A1	56	2 Level Control I	High Speed Port Selection Control Pins
AUX_SEL	C2	1	3 Level Control I	AUX/DDC Selection Control Pin in Conjunction with Dx_SEL Pin
DA0(p)	B4	54	I/O	Port A, Channel 0, High Speed Positive Signal
DA0(n)	A4	53	1/0	Port A, Channel 0, High Speed Negative Signal
DA1(p)	B5	51	I/O	Port A, Channel 1, High Speed Positive Signal
DA1(n)	A5	50	1/0	Port A, Channel 1, High Speed Negative Signal
DA2(p)	В6	48	I/O	Port A, Channel 2, High Speed Positive Signal
DA2(n)	A6	47	1/0	Port A, Channel 2, High Speed Negative Signal



## **Table 6-1. Pin Functions (continued)**

	PIN		Table 0-1.	Pin Functions (continued)		
		0.	I/O	DESCRIPTION <sup>(1)</sup>		
NAME	ZXH	RTQ	1/0	DESCRIPTION**		
DA3(p)	A8	45		Port A, Channel 3, High Speed Positive Signal		
DA3(p)	A9	44	I/O	Port A, Channel 3, High Speed Regative Signal		
DB0(p)	B8	41	I/O	Port B, Channel O, High Speed Positive Signal		
DB0(n)	B9	40		Port B, Channel 0, High Speed Negative Signal		
DB1(p)	D8	38	I/O	Port B, Channel 1, High Speed Positive Signal		
DB1(n)	D9	37		Port B, Channel 1, High Speed Negative Signal		
DB2(p)	E8	35	I/O	Port B, Channel 2, High Speed Positive Signal		
DB2(n)	E9	34		Port B, Channel 2, High Speed Negative Signal		
DB3(p)	F8	32	I/O	Port B, Channel 3, High Speed Positive Signal		
DB3(n)	F9	31		Port B, Channel 3, High Speed Negative Signal		
DC0(p)	B2	2	I/O	Port C, Channel 0, High Speed Positive Signal		
DC0(n)	B1	3	., 0	Port C, Channel 0, High Speed Negative Signal		
DC1(p)	D2	5	I/O	Port C, Channel 1, High Speed Positive Signal		
DC1(n)	D1	6	1/0	Port C, Channel 1, High Speed Negative Signal		
DC2(p)	E2	8	I/O	Port C, Channel 2, High Speed Positive Signal		
DC2(n)	E1	9	1/0	Port C, Channel 2, High Speed Negative Signal		
DC3(p)	F2	11	1/0	Port C, Channel 3, High Speed Positive Signal		
DC3(n)	F1	12	I/O	Port C, Channel 3, High Speed Negative Signal		
AUXA(p)	H9	30	1/0	Port A AUX Positive Signal		
AUXA(n)	J9	29	I/O	Port A AUX Negative Signal		
AUXB(p)	H6	24		Port B AUX Positive Signal		
AUXB(n)	J6	25	I/O	Port B AUX Negative Signal		
AUXC(p)	H2	13		Port C AUX Positive Signal		
AUXC(n)	H1	14	I/O	Port C AUX Negative Signal		
DDCCLK_A	H8	27		Port A DDC Clock Signal		
DDCDAT_A	J8	28	I/O	Port A DDC Data Signal		
DDCCLK_B	H5	22		Port B DDC Clock Signal		
DDCDAT B	J5	23	I/O	Port B DDC Data Signal		
DDCCLK C	J3	18		Port C DDC Clock Signal		
DDCDAT_C	J7	26	I/O	Port C DDC Data Signal		
HPDA/B/C	J2, H3, J1	16, 17, 15	I/O	Port A/B/C Hot Plug Detect		
27, 27, 0	02, 1.0, 01	.0,, .0	., 0	Output Enable:		
OE	B7	43	1	OE = VIH: Normal Operation		
				OE = VIL: Standby Mode		
VDD	A2, J4	19, 55	Supply	3.3 V Positive power supply voltage		
GND	B3, C8, G2, G8 H4, H7	4, 7, 10, 33, 36, 39, 46, 49, 52	Supply	Ground		
NC		20, 21, 42		Not connected		
Thermal Pad	-	-	GND	Supply Ground		

<sup>(1)</sup> Only the high speed data DAz/DBz ports incorporate  $20k\Omega$  pull down resistors that are switched in when a port is not selected and switched out when the port is selected.



# **Pin Functions**

PIN					
	N	0.	I/O	DESCRIPTION <sup>(1)</sup>	
NAME	ZXH	RTQ			
Dx_SEL	A1	56	2 Level Control I	High Speed Port Selection Control Pins	
AUX_SEL	C2	1	3 Level Control I	AUX/DDC Selection Control Pin in Conjunction with Dx_SEL Pin	
DA0(p)	B4	54		Port A, Channel 0, High Speed Positive Signal	
DA0(n)	A4	53	I/O	Port A, Channel 0, High Speed Negative Signal	
DA1(p)	B5	51		Port A, Channel 1, High Speed Positive Signal	
DA1(n)	A5	50	I/O	Port A, Channel 1, High Speed Negative Signal	
DA2(p)	B6	48		Port A, Channel 2, High Speed Positive Signal	
DA2(n)	A6	47	I/O	Port A, Channel 2, High Speed Negative Signal	
DA3(p)	A8	45	1/0	Port A, Channel 3, High Speed Positive Signal	
DA3(n)	A9	44	I/O	Port A, Channel 3, High Speed Negative Signal	
DB0(p)	B8	41	1/0	Port B, Channel 0, High Speed Positive Signal	
DB0(n)	В9	40	I/O	Port B, Channel 0, High Speed Negative Signal	
DB1(p)	D8	38	1/0	Port B, Channel 1, High Speed Positive Signal	
DB1(n)	D9	37	I/O	Port B, Channel 1, High Speed Negative Signal	
DB2(p)	E8	35		Port B, Channel 2, High Speed Positive Signal	
DB2(n)	E9	34	I/O	Port B, Channel 2, High Speed Negative Signal	
DB3(p)	F8	32		Port B, Channel 3, High Speed Positive Signal	
DB3(n)	F9	31	I/O	Port B, Channel 3, High Speed Negative Signal	
DC0(p)	B2	2		Port C, Channel 0, High Speed Positive Signal	
DC0(n)	B1	3	I/O	Port C, Channel 0, High Speed Negative Signal	
DC1(p)	D2	5		Port C, Channel 1, High Speed Positive Signal	
DC1(n)	D1	6	I/O	Port C, Channel 1, High Speed Negative Signal	
DC2(p)	E2	8		Port C, Channel 2, High Speed Positive Signal	
DC2(n)	E1	9	I/O	Port C, Channel 2, High Speed Negative Signal	
DC3(p)	F2	11	::0	Port C, Channel 3, High Speed Positive Signal	
DC3(n)	F1	12	I/O	Port C, Channel 3, High Speed Negative Signal	
AUXA(p)	H9	30	::0	Port A AUX Positive Signal	
AUXA(n)	J9	29	I/O	Port A AUX Negative Signal	
AUXB(p)	H6	24	1/0	Port B AUX Positive Signal	
AUXB(n)	J6	25	I/O	Port B AUX Negative Signal	
AUXC(p)	H2	13	1/0	Port C AUX Positive Signal	
AUXC(n)	H1	14	I/O	Port C AUX Negative Signal	
DDCCLK_A	H8	27	1/0	Port A DDC Clock Signal	
DDCDAT_A	J8	28	I/O	Port A DDC Data Signal	
DDCCLK_B	H5	22	1/0	Port B DDC Clock Signal	
DDCDAT_B	J5	23	I/O	Port B DDC Data Signal	
DDCCLK_C	J3	18	1/0	Port C DDC Clock Signal	
DDCDAT_C	J7	26	I/O	Port C DDC Data Signal	
HPDA/B/C	J2, H3, J1	16, 17, 15	I/O	Port A/B/C Hot Plug Detect	
OE	В7	43	I	Output Enable: OE = VIH: Normal Operation OE = VIL: Standby Mode	
VDD	A2, J4	19, 55	Supply	3.3 V Positive power supply voltage	
GND	B3, C8, G2, G8 H4, H7	4, 7, 10, 33, 36, 39, 46, 49, 52	Supply	Ground	
NC		20, 21, 42		Not connected	



	PIN NO.				
NAME			I/O	DESCRIPTION <sup>(1)</sup>	
NAME	ZXH	RTQ			
Thermal Pad	_	-	GND	Supply Ground	

(1) Only the high speed data DAz/DBz ports incorporate  $20k\Omega$  pull down resistors that are switched in when a port is not selected and switched out when the port is selected.

# 7 Specifications

# 7.1 Absolute Maximum Ratings (1) (2)

over operating free-air temperature range (unless otherwise noted)

		VA	LUE	UNIT
		MIN	MAX	UNII
Supply voltage	$V_{DD}$	-0.5	4	V
	Differential I/O	-0.5	4	
Voltage	AUX_SEL, Dx_SEL	-0.5	4	V
	HPDx, DDCCLK_X, DDCDAT_X	-0.5	6	
T <sub>stg</sub>	Storage temperature	<del>-</del> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{DD}$	Main power supply		3	3.3	3.6	V
_	Operating free-air temperature	HD3SS215	0		70	°C
T <sub>A</sub>	Operating free-all temperature	HD3SS215I	-40		85	°C
C <sub>AC</sub>	AC coupling capacitor		75	100	200	nF

#### 7.4 Thermal Information

	THERMAL METRIC(1)	HD3S	UNIT	
	I DERIVIAL INE I RICO	RTQ (56 PIN)	ZXH (50 PIN)	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.5	69.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	41.9	35.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.9	40.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.8	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.4	40.2	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.5 Electrical Characteristics

Typical values for all parameters are at  $V_{DD}$  = 3.3 V and  $T_A$  = 25°C. All temperature limits are specified by design.

Typical va	<u> </u>	0.0 V and TA = 20 O. All temperatur		T T		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage		3	3.3	3.6	V
V <sub>IH</sub>	Input high voltage	Control Pins, Signal Pins (Dx_SEL, AUX_SEL, OE)	2		$V_{DD}$	V
		HPD and DDC	2		5.5	
V <sub>IM</sub>	Input mid level voltage	AUX_SEL Pin (1)	V <sub>DD</sub> /2 - 300mV	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 300mV	V
V <sub>IL</sub>	Input low voltage	Control Pins, Signal Pins (Dx_SEL, AUX_SEL, OE)	-0.1		0.8	V
V <sub>I/O_Diff</sub>	Differential voltage (Dx, AUXx)	Switch I/O diff voltage	0		1.8	Vpp
V <sub>CM</sub>	Common voltage (Dx, AUXx)	Switch common mode voltage	0	,	3.3	V
I <sub>IH</sub>	Input high current (Dx_SEL, AUX_SEL)	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = V <sub>DD</sub>			1	
I <sub>IM</sub>	Input mid current (AUX_SEL)	$V_{DD} = 3.6 \text{ V}, V_{IN} = V_{DD}/2$			1	
I <sub>IL</sub>	Input low current (Dx_SEL, AUX_SEL)	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = GND		0.01	1	
	Leakage current	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = 2 V, OE = 3.3 V		0.01	2	
	(Dx_SEL, AUX_SEL)	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = 2 V, OE = 0 V		0.01	2	μA
I <sub>LK</sub>	Lackage compatt (LIDDs/DDCs)	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = 2 V, OE = 0 V; Dx_SEL = 3.3 V		0.01	5	
	Leakage current (HPDx/DDCx)	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = 2 V, OE = 3.3 V; Dx_SEL = GND		0.01	5	
I <sub>OFF</sub>	Device shut down current	V <sub>DD</sub> = 3.6 V, OE = GND			8	
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = 3.6 V, Dx_SEL= V <sub>DD</sub> ; AUX_SEL = GND; Outputs Floating		2.5	3.2	mA
DA, DB, D	C HIGH SPEED SIGNAL PATH					
R <sub>ON</sub>	ON resistance	$V_{CM} = 0 \text{ V} - 3.3 \text{ V},$ $I_{O} = -1 \text{mA}$		8	14	Ω
ΔR <sub>ON</sub>	On resistance match between pairs of the same channel	$V_{CM} = 0 \text{ V} - 3.3 \text{ V},$ $I_{O} = -1 \text{ mA}$			1.5	Ω
R <sub>FLAT_ON</sub>	On resistance flatness (R <sub>ON(MAX)</sub> – R <sub>ON(MAIN)</sub> )	V <sub>CM</sub> = 0 V–3.3 V		1.3		Ω
AUXx, DD	C, SIGNAL PATH		-		-	
R <sub>ON(AUX)</sub>	ON resistance on AUX channel	$V_{CM} = 0 \text{ V} - 3.3 \text{ V},$ $I_{O} = -8 \text{ mA}$		5	8	Ω
R <sub>ON(DDC)</sub>	ON resistance on DDC channel	V <sub>CM</sub> = 0.4 V, I <sub>O</sub> = -3 mA		30	40	Ω
- ,/		-				

<sup>(1)</sup> This pin can be driven to the specified level or  $10 \text{ k}\Omega$ . Pull up and pull downs can be used. It cannot be left floating.

# 7.6 Electrical Characteristics, Device Parameters (1)

Under recommended operating conditions;  $R_{LOAD}$ ,  $R_{SC}$  = 50  $\Omega$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		7VH pockago	1.35 GHz	-15				
RL	Dx Differential return loss	ZXH package	3 GHz		-12		40	
INL	Dx Differential return loss	RTQ package	1.35 GHz		-17	dB		
		KTQ package	3 GHz		-13			
<b>V</b>	Dx Differential crosstalk	ZXH package	-2.7 GHz		-35		dB	
X <sub>TALK</sub>	DX Differential Crosstalk	RTQ package	- 2.7 GHZ	-35			ub	
0	Dx Differential off-isolation	ZXH package	- 3 GHz	-21			dB	
O <sub>IRR</sub>	DX Differential off-isolation	RTQ package	3 6112		-16		uБ	
		ZXH package	f = 1.35 GHz	-1.2			dB	
ı.	Dx Differential insertion loss	ZATT package	f = 3 GHz		-1.6		uБ	
I <sub>L</sub>	DX Differential insertion loss	RTQ package	f = 1.35 GHz	-2			40	
		Tri Q package	f = 3 GHz	-2.4			- dB	
RW_	Dx Differential -3-dB bandwidth	ZXH package		7			GHz	
BW <sub>Dx</sub>	DA Differential -3-ub bandwidth	RTQ package			5		GHZ	
BW <sub>AUX</sub>	AUX –3-dB bandwidth				720		MHz	

<sup>(1)</sup> For Return Loss, Crosstalk, Off-Isolation, and Insertion Loss values the data was collected on a Rogers material board with minimum length traces on the input and output of the device under test.

# 7.7 Switching Characteristics

Under recommended operating conditions;  $R_{LOAD}$ ,  $R_{SC}$  = 50  $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Switch propagation delay	$R_{SC}$ and $R_{LOAD}$ = 50 $\Omega$ , See Figure 7-2			200	ps
t <sub>on(OE_L-H)</sub>	Time from OE toggling High and valid data at the outputs	$R_{SC}$ and $R_{LOAD}$ = 50 $\Omega$ , $V_{CM}$ = 3 V - 3.3 V		1	2	μs
t <sub>off(OE_H-L)</sub>	Time from OE toggling Low and outputs are in Z-state			15	50	
t <sub>SWITCH_OVER</sub>	Time to switch between ports when DX_SEL or AUX_SEL state is changed for Data, AUX, DDC signals	$R_{SC}$ and $R_{LOAD}$ = 50 Ω, See Figure 7-1		0.7	1	μs
t <sub>on</sub>	Dx_SEL/AUX_SEL-to-Switch ton (HPD)	R <sub>LOAD</sub> = 125k Ω, See Figure 7-1		0.7	1	μs
t <sub>off</sub>	Dx_SEL/AUX_SEL-to-Switch toff (HPD)			0.7	20	
t <sub>SK(O)</sub>	Inter-Pair output skew (CH-CH)	$R_{SC}$ and $R_{LOAD}$ = 50 $\Omega$ ,			30	ps
t <sub>SK(b-b)</sub>	Intra-Pair output skew (bit-bit)	See Figure 7-2		1	5	

# 7.8 Timing Diagrams





Figure 7-1. Select to Switch ton and toff








Figure 7-2. Propagation Delay and Skew



# 8 Detailed Description


### 8.1 Overview

The HD3SS215 is a generic analog, differential passive switch that can work for any high speed interface applications, as long as it is biased at a common mode voltage range of 0 V to 3.3 V and has differential signaling with differential amplitude up to 1800 mV<sub>pp</sub>. It employs adaptive tracking that maintains the high speed channel impedance over the entire common mode voltage range. In high-speed applications and data paths, signal integrity is an important concern. The switch offers excellent dynamic performance such as high isolation, crosstalk immunity, and minimal bit-bit skew. These characteristics allow the device to function seamlessly in the system without compromising signal integrity. The 2:1/1:2, mux/de-mux device operates with ports A or B switched to port C, or port C switched to either port A or B. This flexibility allows an application to select between one of two Sources on ports A and B and send the output to the sink on port C. Similarly, a Source on port C can select between one of two Sink devices on ports A and B to send the data. To comply with DisplayPort, DP++ and HDMI applications, the HD3SS215 also switches AUX, HPD, and DDC along with the high-speed differential signals. The HPD and data signals are both switched through the Dx\_SEL pin. AUX and DDC are controlled with AUX SEL and Dx SEL. The Functional Modes section contains information on how to set the control pins.

With an OE control pin, the HD3SS215 is operational, with low active current, when this pin is high. When OE is pulled lowed, the device goes into standby mode and draws very little current in order to save power consumption in the application.



## 8.2 Functional Block Diagram



The high speed data ports incorporate  $20k\Omega$  pull down resistors that are switched in when a port is not selected and switched out when the port is selected.

Figure 8-1. Functional Block Diagram

# 8.3 Feature Description

### 8.3.1 High Speed Switching

The HD3SS215 supports switching of 6 Gbps data rates. The wide common mode of the device enables it to support TMDS signal levels and DisplayPort signals. The high speed muxing is designed with a wide -3dB differential bandwidth of 7 GHz and industry leading dynamic characteristics. All of these attributes help maintain signal integrity in the application. Each high speed port incorporates  $20k\Omega$  pull down resistors that are switched in when the port is not selected and switched out when the port is selected.

### 8.3.2 HPD, AUX, and DDC Switching

HPD, AUX and DDC switching is supported through the HD3SS215. This enables the device to work in multiple application scenarios within multiple electrical standards. The AUXA/B and DDCA/B lines can both be switched to the AUXC port. This feature supports DP++ or AUX only adapters. For HDMI applications, the DDC channels are switched to the DDC C port only and the AUX channel can remain active or the end user can make it float.

#### 8.3.3 Output Enable and Power Savings

The HD3SS215 has two power modes, active/normal operating mode, and standby mode. During standby mode, the device consumes very little current to save the maximum power. To enter standby mode, the OE control pin is pulled low and must remain low. For active/normal operation, the OE control pin should be pulled high to VDD through a resistor.

#### 8.4 Device Functional Modes

#### **8.4.1 Switch Control Modes**

Refer to the Section 8.2.

The HD3SS215 behaves as a two to one or one to two differential switch using high bandwidth pass gates. The input ports are selected using the AUX\_SEL pin and Dx\_SEL pin which are shown in Table 8-1.

CONTROL	LINES(4)		SWITCHED I/O PINS										
AUX_SEL	Dx_SEL	DCz(p) Pin z = 0, 1, 2 or 3	DCz(n) Pin z = 0, 1, 2 or 3	HPDC Pin	AUXA	AUXB	AUXC	DDCA	DDCB	DDCC			
L	L	DAz(p)	DAz(n)	HPDA	To/From AUXC	Z	To/From AUXA	Z	Z	Z			
L	Н	DBz(p)	DBz(n)	HPDB	Z	To/From AUXC	To/From AUXB	Z	Z	Z			
Н	L	DAz(p)	DAz(n)	HPDA	Z	Z	To/From DDCA	To/From AUXC	Z	Z			
Н	Н	DBz(p)	DBz(n)	HPDB	Z	Z	To/From DDCB	Z	To/From AUXC	Z			
M <sup>(4)</sup>	L	DAz(p)	DAz(n)	HPDA	To/From AUXC	Z	To/From AUXA	To/From DDCC	Z	To/From DDCA			
M <sup>(4)</sup>	Н	DBz(p)	DBz(n)	HPDB	Z	To/From AUXC	To/From AUXB	Z	To/From DDCC	To/From DDCB			

Table 8-1. Switch Control Logic (1) (2) (3)

- (1) Z = High Impedance
- (2) OE pin For normal operation, drive OE high. Driving the OE pin low will disable the switch.
- (3) The ports which are not selected by the control lines will be in high impedance status.
- (4) For HDMI application, keep the AUX\_SEL at middle level voltage. The AUX channel is still active, and the end user can make the lines float.

# 9 Applications and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The HD3SS215 can be used in a variety of applications. This section shows the typical applications for DisplayPort, DP++, and HDMI. The example diagrams illustrate using the HD3SS215 in a two source to one sink application and a one source to two sinks application. All schematics are using the ZXH pin-out.

# 9.2 Typical Applications

#### 9.2.1 DisplayPort and Dual Mode Adapter with Two Sources

The application schematic below shows the HD3SS215 in the 2:1 configuration for DisplayPort switching. The HD3SS215 receives inputs from DP Source A and DP Source B. The control pins of the device can be set to select Source A/B inputs and transfer them to port C through the Dx\_SEL control pin. The schematic also shows the CONFIG1 and AUX\_SEL settings to configure the HD3SS215 to work with DP++ Type 2 and Type1 adapters. For this specific schematic, the AC capacitors needed on the MainLink signal lines are shown on the Sink side of the HD3SS215. This is done to decrease the BOM. If desired the AC capacitors maybe placed in the signal path on the Source A/B side of HD3SS215. Additional diagrams are provided to show the configuration of the AUX channel for 2:1 and 1:2 DisplayPort only applications.




Figure 9-1. HD3SS215 Application Diagram for DisplayPort or Dual Mode Adapter Configuration




Figure 9-2. HD3SS215 AUX Channel in 2:1 DisplayPort Application




Figure 9-3. HD3SS215 AUX Channel in 1:2 DisplayPort Application



### 9.2.1.1 Design Requirements

Table 9-1. Design Parameters


DESIGN PARAMETER	EXAMPLE VALUE				
VDD	3.3 V				
Decoupling Capacitors	0.1 μF				
AC Capacitors	75 nF to 200 nF (100 nF shown)				
AUX Pull-Up/Pull-Down Resistors	10 kΩ to105 kΩ (100 kΩ shown)				
Pull-Up/Pull-Down Resistors for Control Pins	10 kΩ				
CONFIG1/CONFIG2 Pull-Down Resistors	1 M $\Omega$ and 5 M $\Omega$				

### 9.2.1.2 Detailed Design Procedure

The HD3SS215 is designed to operate with a 3.3 V power supply. Levels above those listed in the Absolute Ratings table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors may be used to reduce noise and improve power supply integrity. AC capacitors must be placed on the MainLink lines. Additionally, AC capacitors are placed on the AUXC lines. After the blocking capacitors, the AUXCp line must be pulled down weakly through a resistor to ground, and the AUXCn line must be pulled up weakly through a resistor to VDD. The voltage level of the control pins, AUX\_SEL and Dx\_SEL should be set according to the application and muxing desired. For a DisplayPort connector, the CONFIG1 and CONFIG2 pins should be pulled to ground through resistors. For Dual Mode adapter implementation, the CONFIG1 line may be used to perform cable adapter detection. The CONFIG2 line can be configured for an HDMI adaptor or left as a no connect for a DVI adapter. The CONFIG2 pin on the connector should be pulled up or left floating accordingly for Dual Mode adapter configuration.

## 9.2.2 HDMI Application with Two Sinks

The HD3SS215 can be placed in applications needing to switch between two sinks. In this example, the HDMI source selects between Sink A or Sink B in the 1:2 configuration.



Control for AUX\_SEL and Dx\_SEL. Setup to select Sink A shown.

Figure 9-4. Application Diagram for a 1:2 Configuration with HDMI Source and Connectors

#### 9.2.2.1 Design Requirements

**Table 9-2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
VDD	3.3 V
Decoupling Capacitors	0.1 μF
DDC Pull-Up Resistors	1.5 k $\Omega$ to 2 k $\Omega$ to 5 V (2 k $\Omega$ shown)
Pull-Up/Pull-Down Resistors for Control Pins	10 kΩ
HPD Pull-Down Resistor	100 kΩ

## 9.2.2.2 Detailed Design Procedure

The HD3SS215 is designed to operate with a 3.3 V power supply. Levels above those listed in the Absolute Ratings table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors may be used to reduce noise and improve power supply integrity. Pull-up resistors to 5 V must be placed on the source side DDC clock and data lines according to the HDMI2.0 Standard. A weak pull down resistor should be placed on the source side HPD line. This is to ensure the source




can differentiate between when HPD is disconnected or at a high voltage level. The AUX\_SEL and Dx\_SEL control pins should be set according to the application and desired muxing.

#### 9.2.3

### 9.2.4 HDMI 2:1 Sink Application Using the RTQ Package

The HD3SS215 can be placed in applications needing to switch between two HDMI connectors and one Generic HDMI sink.



AUX\_SEL and Dx\_SEL configured for A to C

Figure 9-5. HDMI 2:1 Sink Application Using the RTQ Package

#### **Note**

According to the HDMI specification the DDC 2-k $\Omega$  pullup resistors can be replaced by 47-k $\Omega$  pullups. Figure 9-5 schematic and Figure 10-3 PCB layout example shows 47-k $\Omega$  pullup resistors.

## **Power Supply Recommendations**

The HD3SS215 is designed to operate with a 3.3-V power supply. Levels above those listed in the Absolute Ratings table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors must be used to reduce power supply noise.



# 10 Layout

## 10.1 Layout Guidelines

- The ESD and EMI protection devices (if used) should be placed as close as possible to the connector.
- Place voltage regulators as far away as possible from the high-speed differential pairs.
- It is recommended that small decoupling capacitors for the HD3SS215 power rail be placed close to the
  device.
- The high-speed differential signal traces should be routed on the top layer to avoid the use of vias and allow clean interconnects to the mux.
- The high speed differential signal traces should be routed parallel to each other as much as possible. It is recommended the traces be symmetrical.
- In order to control impedance for transmission lines, a solid ground plane should be placed next to the highspeed signal layer. This also provides an excellent low-inductance path for the return current flow.
- The power plane should be placed next to the ground plane to create additional high-frequency bypass capacitance.
- Adding test points will cause impedance discontinuity and will therefore negatively impact signal
  performance. If test points are used, they should be placed in series and symmetrically. They must not be
  placed in a manner that causes stubs on the differential pair.
- Avoid 90 degree turns in traces. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥135 degrees. This will minimize any length mismatch caused by the bends and therefore minimize the impact bends have on EMI.

## 10.2 Layout Example

An example layout for the HD3SS215 shows the device implemented on a 4-layer board. The layout figures follow the DisplayPort application schematic above. The top layer layout view shows the signal routing for two sources and one sink. The bottom layer layout view shows the remaining signal routing and a copper pour implemented for the decoupling capacitors.




Figure 10-1. Top Layer Layout View




Figure 10-2. Bottom Layer Layout View




Figure 10-3. RTQ Layout for 2:1 HDMI Sink Application



# 11 Device and Documentation Support

# 11.1 Community Resources

## 11.2 Trademarks

All trademarks are the property of their respective owners.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated





www.ti.com 30-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	Lead finish/ MSL rating/ Ball material Peak reflow		Part marking
	(1)	(2)			(5)	(4)	(5)		(0)
HD3SS215IRTQR	Active	Production	QFN (RTQ)   56	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IRTQR.B	Active	Production	QFN (RTQ)   56	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IRTQRG4	Active	Production	QFN (RTQ)   56	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IRTQRG4.B	Active	Production	QFN (RTQ)   56	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IRTQT	Active	Production	QFN (RTQ)   56	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IRTQT.B	Active	Production	QFN (RTQ)   56	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IZXHR	Active	Production	NFBGA (ZXH)   50	2500   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IZXHR.B	Active	Production	NFBGA (ZXH)   50	2500   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IZXHT	Active	Production	NFBGA (ZXH)   50	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215IZXHT.B	Active	Production	NFBGA (ZXH)   50	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	HD3SS215I
HD3SS215RTQR	Active	Production	QFN (RTQ)   56	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	HD3SS215
HD3SS215RTQR.B	Active	Production	QFN (RTQ)   56	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	HD3SS215
HD3SS215RTQT	Active	Production	QFN (RTQ)   56	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	HD3SS215
HD3SS215RTQT.B	Active	Production	QFN (RTQ)   56	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	HD3SS215
HD3SS215ZXHR	Active	Production	NFBGA (ZXH)   50	2500   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	0 to 70	HD3SS215
HD3SS215ZXHR.B	Active	Production	NFBGA (ZXH)   50	2500   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	0 to 70	HD3SS215

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 30-Jun-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 18-Jun-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS215IRTQR	QFN	RTQ	56	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215IRTQRG4	QFN	RTQ	56	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215IRTQT	QFN	RTQ	56	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215IZXHR	NFBGA	ZXH	50	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
HD3SS215IZXHT	NFBGA	ZXH	50	250	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
HD3SS215RTQR	QFN	RTQ	56	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215RTQT	QFN	RTQ	56	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215ZXHR	NFBGA	ZXH	50	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1




www.ti.com 18-Jun-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS215IRTQR	QFN	RTQ	56	2000	367.0	367.0	38.0
HD3SS215IRTQRG4	QFN	RTQ	56	2000	367.0	367.0	38.0
HD3SS215IRTQT	QFN	RTQ	56	250	210.0	185.0	35.0
HD3SS215IZXHR	NFBGA	ZXH	50	2500	336.6	336.6	31.8
HD3SS215IZXHT	NFBGA	ZXH	50	250	336.6	336.6	31.8
HD3SS215RTQR	QFN	RTQ	56	2000	367.0	367.0	38.0
HD3SS215RTQT	QFN	RTQ	56	250	210.0	185.0	35.0
HD3SS215ZXHR	NFBGA	ZXH	50	2500	336.6	336.6	31.8

PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



8 x 8, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224653/A





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated