

ESD501-Q1 Automotive Low Capacitance ESD Diode for RF and ADAS Signal Protection

1 Features

- AEC-Q101 Qualified
- IEC 61000-4-2 ESD Protection:
 - ±15kV contact discharge
 - ±15kV air gap discharge
- ISO 10605 (330pF, 330Ω) ESD Protection:
 - ±12kV contact discharge
 - ±12kV air gap discharge
- IEC 61000-4-5 surge protection: – 3A (8/20µs)
- I/O capacitance: 0.3pF (typical)
- Ultra low leakage current: 1nA (typical)
- Industry standard 0402 package

2 Applications

- Automotive Antenna ESD Protection •
- **RF Signal ESD Protection**
- Near Field Communications (NFC)
- Automotive SerDes w/Power over Coax
- USB Type-C (short-to-Vbus tolerant)

3 Description

The ESD501-Q1 is a bidirectional ESD protection diode. The ESD501-Q1 is offered in the industry standard 0402 (DFN1006) package, and offers an IEC 61000-4-2 protection level of 15kV. The device can clamp 8/20µs surges with peak pulse currents up to 3A in accordance with the IEC 61000-4-5 standard.

The low capacitance and low leakage current help to ensure protection against transient events in a variety of systems and applications. This protection is key for many applications, such as smaller form factors and faster data speeds, which are becoming more popular over time.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ESD501-Q1	DPY (DFN1006, 2)	1mm × 0.6mm

- For more information, see Section 8. (1)
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.




Figure 3-1. Functional Block Diagram





Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings - AEC Specifications	4
5.3 ESD Ratings - IEC Specifications	4
5.4 ESD Ratings - ISO Specifications	
5.5 Recommended Operating Conditions	
5.6 Thermal Information	5

5.7 Electrical Characteristics	5
5.8 Typical Characteristics	6
6 Device and Documentation Support	<mark>8</mark>
6.1 Receiving Notification of Documentation Updates	8
6.2 Support Resources	<mark>8</mark>
6.3 Trademarks	8
6.4 Electrostatic Discharge Caution	8
6.5 Glossary	8
7 Revision History	<mark>8</mark>
8 Mechanical, Packaging, and Orderable Information.	<mark>8</mark>



4 Pin Configuration and Functions




Figure 4-1. DPY Package, 2-Pin DFN1006 (Top View)

Table 4-1. Pin Functions

F	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.	IIFE'	DESCRIPTION	
IO	1	I/O	ESD Protected Channel. If used as ESD I/O, connect pin 2 to ground	
IO	2	I/O	ESD Protected Channel. If used as ESD I/O, connect pin 1 to ground	

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	Parameter		MAX	UNIT
I _{PPM}	IEC 61000-4-5 Surge (t _p = 8/20 μ s) Peak Pulse Current at 25 °C ⁽²⁾		3	A
T _A	Operating free-air temperature	-55	150	°C
T _{stg}	Storage temperature	-65	155	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are with respect to GND unless otherwise noted.

5.2 ESD Ratings - AEC Specifications

Parameter		Test Conditions	VALUE	UNIT
		Human body model (HBM), per AEC Q101-001 ⁽¹⁾	±2500	
V _(ESD)		Charged device model (CDM), per AEC Q101-005 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings - IEC Specifications

Parameter		Test Conditions	VALUE	UNIT
V _(ESD) Electrostatic discharge		IEC 61000-4-2 Contact Discharge, all pins	±15000	V
		IEC 61000-4-2 Air Discharge, all pins	±15000	v

5.4 ESD Ratings - ISO Specifications

	Parameter	Test Conditions		VALUE	UNIT
		C = 150 pF; R = 330 Ω C = 330 pF; R = 330 Ω	Contact Discharge, all pins	±15000	
V	ISO 10605 Electrostatic Discharge		Air-gap Discharge, all pins	±15000	V
V _(ESD)			Contact Discharge, all pins	±12000	v
			Air-gap Discharge, all pins	±12000	

5.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	-12	12	V
T _A	Operating Free Air Temperature	-55	150	°C



5.6 Thermal Information

		ESD501-Q1	
	THERMAL METRIC ⁽¹⁾	DPY (DFN1006)	UNIT
		2 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	284.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	153.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	100.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	99.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.7 Electrical Characteristics

At TA = 25°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} < 10 nA	-12		12	V
I _{LEAK}	Leakage current at V _{RWM}	$VIO = \pm 12 V$, I/O to GND		1	10	nA
V _{BR}	Breakdown voltage, I/O to GND ⁽¹⁾	I _{IO} = ±1 mA	13.2	15	18	V
	CLAMP Surge clamping voltage, $t_p = 8/20 \ \mu s$	I _{PP} = 3 A, I/O to GND		23		V
V		I _{PP} = 3 A, GND to I/O	·	23		V
V CLAMP		I_{PP} = ±4 A (100 ns TLP), I/O to GND		19.4		V
	TLP clamping voltage, t _p = 100 ns ⁽³⁾	I_{PP} = ±16 A (100 ns TLP), I/O to GND		27		V
Р	Dunamia radiatanaa (4)	I/O to GND		0.6		Ω
R _{DYN}	Dynamic resistance ⁽⁴⁾	GND to I/O		0.6		12
C _{LINE}	Line capacitance, IO to GND	V _{IO} = 0 V, f = 1 MHz		0.3	0.5	pF

V_{BR} is defined as the voltage obtained at 1 mA when sweeping the voltage up, before the device enters the snapback state (1)


Device stressed with 8/20 µs exponential decay waveform according to IEC 61000-4-5 (2)

Non-repetitive square wave current pulse, Transmission Line Pulse (TLP); ANSI / ESD STM5.5.1-2008 Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A (3)


(4)



5.8 Typical Characteristics









6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2024	*	Initial Release

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ESD501DPYRQ1	Active	Production	X1SON (DPY) 2	10000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-	Q4
ESD501DPYRQ1.B	Active	Production	X1SON (DPY) 2	10000 LARGE T&R	-	Call TI	Call TI	See ESD501DPYRQ1	

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ESD501-Q1 :

Catalog : ESD501



NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD501DPYRQ1	X1SON	DPY	2	10000	178.0	8.4	0.7	1.15	0.47	2.0	8.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

27-Nov-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD501DPYRQ1	X1SON	DPY	2	10000	205.0	200.0	33.0

DPY 2

1 x 0.6 mm

GENERIC PACKAGE VIEW

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DPY0002A



PACKAGE OUTLINE

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M 2. This drawing is subject to change without notice.




DPY0002A

EXAMPLE BOARD LAYOUT

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DPY0002A

EXAMPLE STENCIL DESIGN

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated