www.ti.com

SNOSAS8A - APRIL 2011 - REVISED APRIL 2013

DS96F172MQML/DS96F174MQML EIA-485/EIA-422 Quad Differential Drivers

Check for Samples: DS96F172MQML, DS96F174MQML

FEATURES

- Meets EIA-485 and EIA-422 Standards
- **Monotonic Differential Output Switching**
- **TRI-STATE Outputs**
- **Designed for Multipoint bus Transmission**
- Common Mode Output Voltage Range: -7.0V to +12V
- Operates from Single +5.0V Supply
- **Reduced Power Consumption**
- **Thermal Shutdown Protection**
- DS96F172 and DS96F174 are Lead and Function Compatible with the SN75172/174 or the AM26LS31/MC3487

DESCRIPTION

The DS96F172 and the DS96F174 are high speed quad differential line drivers designed to meet EIA-485 Standards. The DS96F172 and the DS96F174 offer improved performance due to the use of L-FAST bipolar technology. The use of LFAST technology allows the DS96F172 and DS96F174 to operate at higher speeds while minimizing power consumption.

The DS96F172 and the DS96F174 have TRI-STATE outputs and are optimized for balanced multipoint data bus transmission at rates up to 15 Mbps. The drivers have wide positive and negative common mode range for multipoint applications in noisy environments. Positive and negative current-limiting is provided which protects the drivers from line fault conditions over a +12V to -7.0V common mode range. A thermal shutdown feature is also provided. The DS96F172 features an active high and active low Enable, common to all four drivers. The DS96F174 features separate active high Enables for each driver pair.

Connection Diagrams




Figure 1. 16-Lead CDIP Package-Top View DS96F172 (See Package Number NFE0016A)





Figure 2. 16-Lead CDIP Package-Top View DS96F174 (See Package Number NFE0016A)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





NC = No connection

Figure 3. 20-Lead LCCC Package-Top View DS96F172 (see Package Number NAJ0020A)

17 1A NC VCC 4A 3 2 1 20 19 18 4Y E1, 2 5 NC 6 27 8 9 10 11 12 13 2A GND NC 3A 3Y

Figure 4. 20-Lead LCCC Package-Top View DS96F174 (see Package Number NAJ0020A)

Logic Diagrams




Figure 5. DS96F172




Figure 6. DS96F174



Function Tables (Each Driver)

Table 1. DS96F172⁽¹⁾

Input	Ena	ıble	Outputs			
Α	E	Ē	Y	Z		
Н	Н	Х	Н	L		
L	Н	Х	L	Н		
Н	X	L	Н	L		
L	X	L	L	Н		
X	L	Н	Z	Z		

⁽¹⁾ H = High Level

Table 2. DS96F174⁽¹⁾

Input	Enable	Outputs		
Α	E	Y	Z	
Н	Н	Н	L	
L	Н	L	Н	
X	L	Z	Z	

⁽¹⁾ H = High Level

Z = High Impedance (Off)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

Storage Temperature Range (T _{Stg})	-65°C ≤ T _A ≤ +175°C
Lead Temperature (Soldering, 60 sec.)	300°C
Maximum Package Power Dissipation at 25°C ⁽²⁾	
LCCC package	2,000 mW
CDIP package	1,800 mW
Ceramic Flatpack package	1,000 mW
Supply Voltage	7.0V
Enable Input Voltage	5.5V

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not verify specific performance limits. For verified specifications and test conditions, see the Electrical Characteristics. The verified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.50	5.50	V
Common Mode Output Voltage (V _{OC})	-7.0	+12.0	V
Output Current High (I _{OH})		-60	mA
Output Current Low (I _{OL})		60	mA
Operating Temperature (T _A)	-55	+125	°C

Copyright © 2011–2013, Texas Instruments Incorporated

L = Low Level

X = Don't Care

Z = High Impedance (Off)

L = Low Level

X = Don't Care

⁽²⁾ Above T_A = 25°C, derate LCCC package 13.3, CDIP package 12.5, Ceramic flatpack package 7.1 mW/°C



Quality Conformance Inspection

Table 3. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

DS96F172/DS96F174 Electrical Characteristics AC/DC Parameters⁽¹⁾

The following conditions apply, unless otherwise specified.

DC: $V_{CC} = 5.5V$ AC: $V_{CC} = 5.0V$

Parameter		Test Conditions	Notes	Min	Max	Units	Sub- groups
V	Logical Ollabort Valtage				0.8	V	1
V_{IL}	Logical 0 Input Voltage				0.7	V	2, 3
V_{IH}	Logical 1 Input Voltage			2.0		V	1, 2, 3
V _{IC}	Input Clamp Voltage	I = -18mA		-1.5		V	1, 2, 3
V _{OD1}	Differential Output Voltage	I _O = 0mA			6.0	V	1, 2, 3
V	V _{CC} = 4.5V, $R_L = 54\Omega$			1.5		V	1, 2
V _{OD2}	Differential Output Voltage	Figure 7	See ⁽²⁾	1.2		V	3
V _{OD2}	Differential Output Voltage	$V_{CC} = 4.5V$, $R_L = 100\Omega$ Figure 7		2.0		V	1, 2, 3
A \ <i>I</i>	0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	V 45V B 540	See ⁽³⁾	-200	200	mV	1, 2
ΔV_{OD1}	Change In Magnitude of V _{OD2}	$V_{CC} = 4.5V$, $R_L = 54\Omega$	See ⁽²⁾⁽³⁾	-400	400	mV	3
A) /	Change In Magnitude of V	V 45V B 4000	See ⁽³⁾	-200	200	mV	1, 2
ΔV_{OD2}	Change In Magnitude of V _{OD2}	$V_{CC} = 4.5V, R_L = 100\Omega$	See ⁽²⁾⁽³⁾	-400	400	mV	3
V _{OC}	Common Mode Output Voltage	$R_L = 54\Omega$ Figure 7			3.0	V	1, 2, 3
V _{OC}	Common Mode Output Voltage	$R_L = 100\Omega$ Figure 7			3.0	V	1, 2, 3
ΔV _{OC}	Change in Magnitude of V _{OC}	V_{CC} = 4.5V, R_L = 54 Ω Figure 7	See ⁽³⁾	-200	200	mV	1, 2, 3
ΔV _{OC}	Change in Magnitude of V _{OC}	V_{CC} = 4.5V, R_L = 100 Ω Figure 7	See ⁽⁴⁾	-200	200	mV	1, 2, 3
Io	Output Current With Power Off	$V_{CC} = 0V, V_{O} = -7V \text{ to } 12V$		-50	50	μA	1, 2, 3

⁽¹⁾ All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified.

^{(2) -55°}C limit exceeds EIA standard RS-485 specification

⁽³⁾ $\Delta |V_{OD}|$ is the change in magnitude of V_{OD} , that occurs when the input is changed between high and low levels.

⁽⁴⁾ $\Delta |V_{OC}|$ is the change in magnitude of the V_{OC} that occurs when the input is changed between high and low levels.



DS96F172/DS96F174 Electrical Characteristics AC/DC Parameters⁽¹⁾ (continued)

The following conditions apply, unless otherwise specified.

DC: $V_{CC} = 5.5V$ AC: $V_{CC} = 5.0V$


Parameter		Test Conditions	Notes	Min	Max	Units	Sub- groups
l _{OZ}	High Impedance State Output Current	$V_O = -7V$ to 12V		-50	50	μΑ	1, 2, 3
I _{IH}	Logical 1 Input Current	V _I = 2.4V			20	μΑ	1, 2, 3
I _{IL}	Logical 0 Input Current	$V_I = 0.4V$		-50		μΑ	1, 2, 3
I _{CC}	Supply Current	Outputs Enabled			50	mA	1, 2, 3
I _{CCX}	Supply Current	Outputs Disabled			30	mA	1, 2, 3
I _{OS1}	Short Circuit Output Current	V _O = -7V	See ⁽⁵⁾	-250		mA	1, 2, 3
I _{OS2}	Short Circuit Output Current	V _O = 0V	See ⁽⁵⁾	-150		mA	1, 2, 3
I _{OS3}	Short Circuit Output Current	$V_O = V_{CC}$	See ⁽⁵⁾		150	mA	1, 2, 3
I _{OS4}	Short Circuit Output Current	V _O = 12V	See ⁽⁵⁾		250	mA	1, 2, 3
	Barana maties Balanda da Ulilanda	$R_L = 27\Omega$, $C_L = 15pF$			25	ns	10, 11
t _{PLH}	Propagation Delay Lo to Hi level	Figure 10			16	ns	9
	Barra and an Baland Bit to Love Love L	$R_L = 27\Omega, C_L = 15pF$			25	ns	10, 11
t _{PHL}	Propagation Delay Hi to Low Level	Figure 10			16	ns	9
SKEW	Outside Outside Balantina	$R_L = 60\Omega$			10	ns	10, 11
	Output to Output Delay Time				4	ns	9
	Output Disable Time From Low Level	$R_L = 110\Omega, C_L = 50pF$			40	ns	10, 11
t_{LZ}		Figure 12			25	ns	9
	Output Disable Time From High Level	$R_L = 110\Omega, C_L = 50pF$			80	ns	10, 11
t_{HZ}		Figure 11			30	ns	9
	Output Enable Time to Low Level	$R_L = 110\Omega, C_L = 50pF$			100	ns	10, 11
t_{ZL}		Figure 12			40	ns	9
	Output Enable Time to High Level	$R_L = 110\Omega, C_L = 50pF$			40	ns	10, 11
t_{ZH}		Figure 10			32	ns	9
	B.,,	$R_1 = 60\Omega, C_1 = 15pF$			30	ns	10, 11
t_{DD}	Differential Output Delay Time	Figure 9			22	ns	9
	Differential Output Transition Time	$R_1 = 60\Omega, C_1 = 15pF$			40	ns	10, 11
t_{TD}		Figure 9			22	ns	9

⁽⁵⁾ $0.2\mu F$ cap is connected between the output and Gnd to reduce oscillation.

Copyright © 2011–2013, Texas Instruments Incorporated





PARAMETER MEASUREMENT INFORMATION



Note 10: DS96F172 with active high and active low Enables is shown. DS96F174 has active high Enable only.


Figure 7. Differential and Common Mode Output Voltage





Note 10: DS96F172 with active high and active low Enables is shown. DS96F174 has active high Enable only.

Figure 8. Differential Output Voltage with Varying Common Mode Voltage




Note 8:The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, duty cycle = 50%, $t_f \le 5.0$ ns, $t_f \le 5.0$ ns, t

Note 9:C_L includes probe and jig capacitance.

Note 10: DS96F172 with active high and active low Enables is shown. DS96F174 has active high Enable only.

Figure 9. Differential Output Delay and Transition Times



Note 8:The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, duty cycle = 50%, $t_f \le 5.0$ ns, $t_f \le 5.0$ ns, t


Note 9:C_L includes probe and jig capacitance.

Note 10: DS96F172 with active high and active low Enables is shown. DS96F174 has active high Enable only.

Figure 10. Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION (continued)




Note 8:The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, duty cycle = 50%, $t_f \le 5.0$ ns, $t_f \le 5.0$ ns, t

Note 9:C_L includes probe and jig capacitance.

Note 11:To test the active low Enable \overline{E} of DS96F172 ground \overline{E} and apply an inverted waveform to \overline{E} . DS96F174 has active high Enable only.

Figure 11. t_{zH} and t_{HZ}



Note 8:The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, duty cycle = 50%, $t_f \le 5.0$ ns, $t_f \le 5.0$ ns, t

Note 9:C_L includes probe and jig capacitance.

Note 11:To test the active low Enable \overline{E} of DS96F172 ground \overline{E} and apply an inverted waveform to \overline{E} . DS96F174 has active high Enable only.

Figure 12. t_{ZL}, t_{LZ}, t_{LZL}


NOTE

For more information see Application Bulletin, Contact Product Marketing.

Copyright © 2011–2013, Texas Instruments Incorporated



TYPICAL APPLICATION



The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.





SNOSAS8A - APRIL 2011 - REVISED APRIL 2013

REVISION HISTORY

Released	Revision	Section	Changes
8–Apr-11	А		2 MDS data sheets converted into one Corp. data sheet format. MNDS96F172M-X Rev 1A0 & MNDS96F174M-X Rev 1B0 will be archived.

Changes from Original (April 2013) to Revision A				
•	Changed layout of National Data Sheet to TI format		8	

www.ti.com

20-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9076501M2A	Active	Production	LCCC (NAJ) 20	50 TUBE	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F172ME /883 Q 5962-90765 01M2A ACO 01M2A >T
5962-9076501MEA	Active	Production	CDIP (NFE) 16	25 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F172MJ/883 5962-9076501MEA Q
5962-9076502M2A	Active	Production	LCCC (NAJ) 20	50 TUBE	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F174ME /883 Q 5962-90765 02M2A ACO 02M2A >T
5962-9076502MEA	Active	Production	CDIP (NFE) 16	25 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F174MJ/883 5962-9076502MEA Q
5962-9076502VEA	Active	Production	CDIP (NFE) 16	25 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F174MJ-QMLV 5962-9076502VEA Q
DS96F172ME/883	Active	Production	LCCC (NAJ) 20	50 TUBE	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F172ME /883 Q 5962-90765 01M2A ACO 01M2A >T
DS96F172MJ/883	Active	Production	CDIP (NFE) 16	25 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F172MJ/883 5962-9076501MEA Q
DS96F174ME/883	Active	Production	LCCC (NAJ) 20	50 TUBE	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F174ME /883 Q 5962-90765 02M2A ACO 02M2A >T
DS96F174MJ-QMLV	Active	Production	CDIP (NFE) 16	25 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F174MJ-QMLV 5962-9076502VEA Q
DS96F174MJ/883	Active	Production	CDIP (NFE) 16	25 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS96F174MJ/883 5962-9076502MEA Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 20-May-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DS96F174MQML, DS96F174MQML-SP:

Military: DS96F174MQML

Space : DS96F174MQML-SP

NOTE: Qualified Version Definitions:

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


www.ti.com 21-May-2025


TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9076501M2A	NAJ	LCCC	20	50	470	11	3810	0
5962-9076501MEA	NFE	CDIP	16	25	506.98	15.24	13440	NA
5962-9076502M2A	NAJ	LCCC	20	50	470	11	3810	0
5962-9076502MEA	NFE	CDIP	16	25	506.98	15.24	13440	NA
5962-9076502VEA	NFE	CDIP	16	25	506.98	15.24	13440	NA
DS96F172ME/883	NAJ	LCCC	20	50	470	11	3810	0
DS96F172MJ/883	NFE	CDIP	16	25	506.98	15.24	13440	NA
DS96F174ME/883	NAJ	LCCC	20	50	470	11	3810	0
DS96F174MJ-QMLV	NFE	CDIP	16	25	506.98	15.24	13440	NA
DS96F174MJ/883	NFE	CDIP	16	25	506.98	15.24	13440	NA





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated