DS90C031QML LVDS Quad CMOS Differential Line Driver

Check for Samples: DS90C031QML

FEATURES

- **Radiation guaranteed 100 krad(Si)**
- **High impedance LVDS outputs with power-off**
- **±350 mV differential signaling**
- **Low power dissipation**
- **Low differential skew**
- **Low propagation delay**
- **Pin compatible with DS26C31**
- **Compatible with IEEE 1596.3 SCI LVDS standard**
- **Compatible with proposed TIA LVDS standard**
- **Fail safe logic for floating inputs**

DESCRIPTION

The DS90C031 is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates.

The DS90C031 accepts TTL/CMOS input levels and translates them to low voltage (350 mV) differential output signals. In addition the driver supports a TRI-STATE function that may be used to disable the output stage, thus dropping the device to a low idle power state of 11 mW typical.

In addition, the DS90C031 provides power-off high impedance LVDS outputs. This feature assures minimal loading effect on the LVDS bus lines when V_{CC} is not present. The DS90C031 and companion line receiver (DS90C032) provide a new alternative to high power psuedo-ECL devices for high speed point-to-point interface applications.

Connection Diagram



Figure 1. Dual-In-Line
See Package Number NAD0016A & NAC0016A



Figure 2. LCCC Package
See Pacakage Number NAJ0020A

Functional Block Diagram



Truth Table

Enables		Input	Outputs	
EN	**EN***	**D_I**	**D_{O+}**	**D_{O-}**
L	H	X	Z	Z
All other combinations of ENABLE inputs		L	L	H
		H	H	L

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

Supply Voltage (V_{CC})	−0.3V to +6V
Input Voltage (D_I)	−0.3V to (V_{CC} + 0.3V)
Enable Input Voltage (EN, EN*)	−0.3V to (V_{CC} + 0.3V)
Output Voltage (D_{O+}, D_{O-})	−0.3V to + 5.8V
Storage Temperature Range	−65°C ≤ T_A ≤ +150°C
Lead Temperature Range, Soldering (4 seconds)	+260°C
Maximum Package Power Dissipation at +25°C (2)	
20 Pin LCCC Package	1900 mW
16 Pin CLGA (NAD)	1450 mW
16 Pin CLGA (NAC)	1450 mW
Thermal Resistance	
θ_{JA}	
20 Pin LCCC Package	78°C/W
16 Pin CLGA (NAD)	145°C/W
16 Pin CLGA (NAC)	145°C/W
θ_{JC}	
20 Pin LCCC Package	18°C/W
16 Pin CLGA (NAD)	14°C/W
16 Pin CLGA (NAC)	14°C/W
ESD Rating (3)	3.5KV

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
(2) Derate LCCC at 12.8mW/°C above +25°C. Derate CLGA at 6.9mW/°C above +25°C.
(3) Human body model, 1.5 kΩ in series with 100 pF.

Recommended Operating Conditions

	Min	Typ	Max	Unit
Supply Voltage (V_{CC})	+4.5	+5.0	+5.5	V
Operating Free Air Temperature (T_A)	−55	+25	+125	°C

Quality Conformance Inspection

Table 1. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

DC Parameters (1)

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
V_{OD1}	Differential Ouput Voltage	R_L = 100Ω		250	450	mV	1, 2, 3
DV_{OD1}	Change in Magnitude of Vod1 for complementary output States	R_L = 100Ω			35	mV	1, 2, 3
V_{OS}	Offset Voltage	R_L = 100Ω		1.125	1.375	V	1, 2, 3
DV_{OS}	Change in Magnitude of Vos for Complementary Output States	R_L = 100Ω			25	mV	1, 2, 3
V_{OH}	Output Voltage High	R_L = 100Ω			1.6	V	1, 2, 3
V_{OL}	Output Voltage Low	R_L = 100Ω		0.9		V	1, 2, 3
V_{IH}	Input Voltage High		(2)	2.0	V_{CC}	V	1, 2, 3
V_{IL}	Input Voltage Low		(2)	Gnd	0.8	V	1, 2, 3
I_I	Input Current	V_I = V_{CC}, Gnd, 2.5, or 0.4V			±10	µA	1, 2, 3
V_{CI}	Input Clamp Voltage	I_{CI} = -18mA			-1.5	V	1, 2, 3
I_{OS}	Output Short Circuit Current	V_O = 0V			-5.0	mA	1, 2, 3
I_{Off}	Power-off Leakage	V_O = 0V or 2.4V, V_{CC}-= 0V or Open			±10	µA	1, 2, 3
I_{OZ}	Output TRI-STATE Current	EN = 0.8V and EN* = 2.0V V_O = 0V or V_{CC}			±10	µA	1, 2, 3
I_{CC}	Drivers Enabled Supply Current	D_I = Hi or Low			25	mA	1, 2, 3
I_{CCZ}	Drivers Disabled Supply Current	D_I = Hi or Low, En = Gnd, En* = V_{CC}			10	mA	1, 2, 3

(1) Pre and Post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the “Post Radiation Limits” table. Radiation end point limits for the noted parameters are guaranteed only for the conditions, as specified.
(2) Tested during V_{OH} / V_{OL} tests.

AC Parameters

The following conditions apply, unless otherwise specified.

AC: V_{CC} = 4.5V / 5.0V / 5.5V, R_L = 100Ω (between outputs), C_L = 20pF (each output to Gnd)

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
t_{PHLD}	Differential Propagation Delay High to Low			0.5	5.0	ns	9, 10, 11
t_{PLHD}	Differential Propagation Delay Low to High			0.5	5.0	ns	9, 10, 11
t_{SkD}	Differential Skew |tPHLD-tPLHD|				3.0	ns	9, 10, 11
t_{Sk1}	Channel to Channel Skew		(1)		3.0	ns	9, 10, 11
t_{Sk2}	Chip to Chip Skew		(2)		4.5	ns	9, 10, 11
t_{PHZ}	Disable Time High to Z		(3)		20	ns	9, 10, 11
t_{PLZ}	Disable Time Low To Z		(3)		20	ns	9, 10, 11
t_{PZH}	Enable Time Z to High		(3)		20	ns	9, 10, 11
t_{PZL}	Enable Time Z to Low		(3)		20	ns	9, 10, 11

(1) Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.
(2) Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
(3) Parameter guaranteed, not tested 100%

AC/DC Parameters - Post Radiation Limits (1)

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
I_{CC}	Drivers Enabled Supply Current	D_I - Hi or Low, En = Gnd, En* = V_{CC}			30	mA	1
I_{CCZ}	Drivers Disabled Supply Current	D_I - Hi or Low, En = Gnd, En* = V_{CC}			30	mA	1

(1) Pre and Post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the “Post Radiation Limits” table. Radiation end point limits for the noted parameters are guaranteed only for the conditions, as specified.

Parameter Measurement Information



Figure 3. Driver V_{OD} and V_{OS} Test Circuit



Figure 4. Driver Propagation Delay and Transition Time Test Circuit



Figure 5. Driver Propagation Delay and Transition Time Waveforms



Figure 6. Driver TRI-STATE Delay Test Circuit

Parameter Measurement Information (continued)



Figure 7. Driver TRI-STATE Delay Waveform

Typical Performance Characteristics

Power Supply Current vs Power Supply Voltage



Figure 8.

Power Supply Current vs Temperature



Figure 9.

Power Supply Current vs Power Supply Voltage



Figure 10.

Power Supply Current vs Temperature



Figure 11.

Output TRI-STATE Current vs Power Supply Voltage



Figure 12.

Output Short Circuit Current vs Power Supply Voltage



Figure 13.

Typical Performance Characteristics (continued)

Differential Output Voltage vs Power Supply Voltage



Figure 14.

Differential Output Voltage vs Ambient Temperature



Figure 15.

Output Voltage High vs Power Supply Voltage



Figure 16.

Output Voltage High vs Ambient Temperature



Figure 17.

Output Voltage Low vs Power Supply Voltage



Figure 18.

Output Voltage Low vs Ambient Temperature



Figure 19.

Typical Performance Characteristics (continued)

Offset Voltage vs Power Supply Voltage



Figure 20.

Offset Voltage vs Ambient Temperature



Figure 21.

Power Supply Current vs Frequency



Figure 22.

Power Supply Current vs Frequency



Figure 23.

Differential Output Voltage vs Load Resistor



Figure 24.

Differential Propagation Delay vs Power Supply Voltage



Figure 25.

Typical Performance Characteristics (continued)

Differential Propagation Delay vs Ambient Temperature



Figure 26.

Differential Skew vs Power Supply Voltage



Figure 27.

Differential Skew vs Ambient Temperature



Figure 28.

Differential Transition Time vs Power Supply Voltage



Figure 29.

Differential Transition Time vs Ambient Temperature



Figure 30.

TYPICAL APPLICATION



Figure 31. Point-to-Point Application

APPLICATIONS INFORMATION

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 31. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of 100Ω. A termination resistor of 100Ω should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C031differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The typical output current is mere 3.4 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode **requires** (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 31. AC or unterminated configurations are not allowed. The 3.4 mA loop current will develop a differential voltage of 340 mV across the 100Ω termination resistor which the receiver detects with a 240 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (340 mV – 100 mV = 240 mV)). The signal is centered around +1.2V (Driver Offset, V_{OS}) with respect to ground as shown in Figure 32. Note that the steady-state voltage (V_{SS}) peak-to-peak swing is twice the differential voltage (V_{OD}) and is typically 680 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static I_{CC} requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required. The LVDS outputs are high impedance under power-off condition. This allows for multiple or redundant drivers to be used in certain applications.

The footprint of the DS90C031 is the same as the industry standard 26LS31 Quad Differential (RS-422) Driver.



Figure 32. Driver Output Levels

Pin Descriptions

Pin No. (SOIC)	Name	Description
1, 7, 9, 15	D_I	Driver input pin, TTL/CMOS compatible
2, 6, 10, 14	D_{O+}	Non-inverting driver output pin, LVDS levels
3, 5, 11, 13	$D_{O–}$	Inverting driver output pin, LVDS levels
4	EN	Active high enable pin, OR-ed with EN*
12	EN*	Active low enable pin, OR-ed with EN
16	V_{CC}	Power supply pin, +5V ± 10%
8	Gnd	Ground pin

Radiation Environments

Careful consideration should be given to environmental conditions when using a product in a radiation environment.

Total Ionizing Dose

Radiation hardness assured (RHA) products are those part numbers with a total ionizing dose (TID) level specified in the Ordering Information table on the front page. Testing and qualification of these products is done on a wafer level according to MIL-STD-883G, Test Method 1019.7, Condition A and the “Extended room temperature anneal test” described in section 3.11 for application environment dose rates less than 0.16 rad(Si)/s. Wafer level TID data is available with lot shipments.

Single Event Latch-Up

One time single event latch-up (SEL) testing was preformed showing SEL immunity to 103 MeV-cm^2/mg. A test report is available upon request.

Single Event Upset

Single event upset (SEU) data are available upon request.

REVISION HISTORY

Released	Revision	Section	Changes
03/01/06	New	New Release, Corporate format	1 MDS data sheet converted into Corp. data sheet format. MNDS90C031-X-RH Rev 2A1 will be archived.
10/12/2010	A	Features, Ordering Table, Absolute Maximum Ratings, Applications Information	Added reference to Radiation and Fail safe. Removed reference to EOL NSID, Output Voltage changed limit from −0.3V to (V_{CC} + 0.3V) to −0.3V to +5.8V, Added paragraph to Applications Information section and New Radiation Environment section. Revision A will be Archived.
03/04/2013	B	All	Changed layout of National Data Sheet to TI format.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9583301Q2A	Active	Production	LCCC (NAJ) | 20	50 | TUBE	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031E -QML Q 5962-95833 01Q2A ACO 01Q2A >T
5962-9583301VFA	Active	Production	CFP (NAD) | 16	19 | TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031W- QMLV Q 5962-95833 01VFA ACO 01VFA >T
5962R9583301VFA	Active	Production	CFP (NAD) | 16	19 | TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031WR QMLV Q 5962R95833 01VFA ACO 01VFA >T
5962R9583301VZA	Active	Production	CFP (NAC) | 16	88 | JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031WGR QMLV Q 5962R95833 01VZA ACO 01VZA >T
DS90C031 MDR	Active	Production	DIESALE (Y) | 0	28 | OTHER	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
DS90C031-MDR.A	Active	Production	DIESALE (Y) | 0	28 | OTHER	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
DS90C031E-QML	Active	Production	LCCC (NAJ) | 20	50 | TUBE	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031E -QML Q 5962-95833 01Q2A ACO 01Q2A >T
DS90C031E-QML.A	Active	Production	LCCC (NAJ) | 20	50 | TUBE	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031E -QML Q 5962-95833 01Q2A ACO 01Q2A >T

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DS90C031W-QMLV	Active	Production	CFP (NAD) | 16	19 | TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031W- QMLV Q 5962-95833 01VFA ACO 01VFA >T
DS90C031W-QMLV.A	Active	Production	CFP (NAD) | 16	19 | TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031W- QMLV Q 5962-95833 01VFA ACO 01VFA >T
DS90C031WGRQMLV	Active	Production	CFP (NAC) | 16	88 | JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031WGR QMLV Q 5962R95833 01VZA ACO 01VZA >T
DS90C031WGRQMLV.A	Active	Production	CFP (NAC) | 16	88 | JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031WGR QMLV Q 5962R95833 01VZA ACO 01VZA >T
DS90C031WRQMLV	Active	Production	CFP (NAD) | 16	19 | TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031WR QMLV Q 5962R95833 01VFA ACO 01VFA >T
DS90C031WRQMLV.A	Active	Production	CFP (NAD) | 16	19 | TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	DS90C031WR QMLV Q 5962R95833 01VFA ACO 01VFA >T

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

OTHER QUALIFIED VERSIONS OF DS90C031QML, DS90C031QML-SP :

- Military : DS90C031QML
- Space : DS90C031QML-SP

NOTE: Qualified Version Definitions:

- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9583301Q2A	NAJ	LCCC	20	50	470	11	3810	0
5962-9583301VFA	NAD	CFP	16	19	502	23	9398	9.78
5962R9583301VFA	NAD	CFP	16	19	502	23	9398	9.78
DS90C031E-QML	NAJ	LCCC	20	50	470	11	3810	0
DS90C031E-QML.A	NAJ	LCCC	20	50	470	11	3810	0
DS90C031W-QMLV	NAD	CFP	16	19	502	23	9398	9.78
DS90C031W-QMLV.A	NAD	CFP	16	19	502	23	9398	9.78
DS90C031WRQMLV	NAD	CFP	16	19	502	23	9398	9.78
DS90C031WRQMLV.A	NAD	CFP	16	19	502	23	9398	9.78

NAJ0020A



CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS

E20A (Rev F)



PACKAGE OUTLINE

NAC0016A

CFP - 2.33mm max height

CERAMIC FLATPACK



4215198/C 08/2022

NOTES:

1. Controlling dimension is Inch. Values in [ ] are milimeters. Dimensions in ( ) for reference only.
2. For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the Texas Instruments website
3. Lead 1 identification shall be:
   a) A notch or other mark within this area
   b) A tab on lead 1, either side
4. No JEDEC registration as of December 2021

EXAMPLE BOARD LAYOUT

NAC0016A

CFP - 2.33mm max height

CERAMIC FLATPACK



RECOMMENDED LAND PATTERN



4215198/C 08/2022

REVISIONS

REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL	2197879	12/30/2021	TINA TRAN / ANIS FAUZI
B	NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE;	2198832	02/15/2022	K. SINCERBOX
C	.387± .003 WAS .39000± .00012;	2200917	08/08/2022	D. CHIN / K. SINCERBOX

NAD0016A



DIMENSIONS ARE IN INCHES

W16A (Rev T)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265