





TEXAS INSTRUMENTS

DRV8801A-Q1 SLVSC79D – JUNE 2014 – REVISED NOVEMBER 2020

# DRV8801A-Q1 DMOS Full-Bridge Motor Drivers

# 1 Features

- Qualified for Automotive Applications
- Low ON-Resistance (0.83 Ω) Outputs
- Low-Power Sleep Mode
- 100% PWM Duty Cycle Supported
- 6.5 to 36-V Operating Supply Voltage Range
- Thermally Enhanced Surface-Mount Package
- Configurable Overcurrent Limit
- Protection Features
  - V<sub>BB</sub> Undervoltage Lockout (UVLO)
  - Overcurrent Protection (OCP)
  - Short-to-Supply Protection
  - Short-to-Ground Protection
  - Overtemperature Warning (OTW)
  - Overtemperature shutdown (OTS)
  - Overcurrent and Overtemperature Fault Conditions Indicated On Pin (nFAULT)

# 2 Applications

- Automotive Body Systems
- Door Locks
- HVAC Actuators
- Piezo Alarm

# **3 Description**

The DRV8801A-Q1 device provides a versatile motordriver solution with a full H-bridge driver. The device can drive a brushed DC motor or one winding of a stepper motor, as well as other devices like solenoids. A simple PHASE and ENABLE interface allows easy interfacing to controller circuits.

The output stages use N-channel power MOSFETs configured as an H-bridge. The DRV8801A-Q1 device is capable of peak output currents up to  $\pm 2.8$  A and operating voltages up to 36 V. An internal charge pump generates required gate drive voltages.

A low-power sleep mode is provided which shuts down internal circuitry to achieve very low quiescent current draw. This sleep mode can be set using a dedicated nSLEEP pin.


Internal protection functions provided are undervoltage lockout, overcurrent protection, shortto-supply protection, short-to-ground protection, overtemperature warning, and overtemperature shutdown. Overcurrent (including short-to-ground and short-to-supply) and overtemperature fault conditions are indicated via an nFAULT pin.

The DRV8801A-Q1 device is packaged in a 16-pin WQFN package with wettable flanks and exposed thermal pad (Eco-friendly: RoHS & no Sb/Br).

#### Device Information

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)		
DRV8801A-Q1	WQFN (16)	4.00 mm × 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Application Diagram



# **Table of Contents**

1 Features	1
2 Applications	
3 Description	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Dissipation Ratings	6
6.7 Typical Characteristics	
7 Detailed Description	
7.1 Overview	8
7.2 Functional Block Diagram	8
7.3 Feature Description.	
7.4 Device Functional Modes	
8 Application and Implementation	

	8.1 Application Information	. 13
	8.2 Typical Application	. 13
	8.3 Parallel Configuration	
9	Power Supply Recommendations	
	9.1 Bulk Capacitance	
1	0 Layout	
	10.1 Layout Guidelines	
	10.2 Layout Example	
	10.3 Power Dissipation	
1	1 Device and Documentation Support	
	11.1 Documentation Support.	
	11.2 Receiving Notification of Documentation Updates.	
	11.3 Support Resources	
	11.4 Community Resources	
	11.5 Trademarks	
	11.6 Electrostatic Discharge Caution	
	11.7 Glossary	
1:	2 Mechanical, Packaging, And Orderable	
	Information	. 22

# **4 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (July 2016) to Revision D (June 2020)	Page
•	Improved description for pins CP1, CP2,nFAULT, nSLEEP, VBB and VCP in <i>Pin Functions</i> table	3
•	Added entries for VCP and CP2 pins in Absolute Maximum Ratings table	4
•	Removed incorrect duplicate input logic current entry for ENABLE pin in Electrical Characteristics table	5
•	Added additional information on SENSE pin behavior	10
•	Added equation for VPROPI to help when connecting pin's output to ADC in Feature Description	11
•	Added die temperature estimation equation utilizing junction to ambient thermal impedance in Applicatio Implementation section	
•	Added information on using motor driver's pulse width modulating modes in <i>Application and Implementa</i> section	ntion
•	Added information on connecting multiple DRV8801-Q1 together to support higher current in <i>Application Implementation</i> section	and
С		Page
•	Changed the T <sub>J</sub> value for some test conditions for the output ON resistance parameter in the <i>Electrical Characteristics</i>	5
•	Added the Documentation Support, Receiving Notification of Documentation Updates, and Community Resources sections	
С	hanges from Revision A (September 2014) to Revision B (June 2016)	Page
•	Changed the value of $T_J$ from 125°C to 25°C in the test condition (source driver, $I_O = -2.8$ A, $V_{BB} = 8$ to 3 for the output ON resistance parameter.	
•	Added the UVLO hysteresis parameter in the <i>Electrical Characteristics</i> table	5
•	Added MIN and MAX values for the overcurrent retry time parameter in the <i>Electrical Characteristics</i> tab 5	le
•	Updated the Functional Block Diagram	8
•	Added t <sub>pd</sub> to the <i>Overcurrent Control Timing</i> image	



Cł	nanges from Revision * (June 2014) to Revision A (September 2014)	Page
•	Added TYPE column to the Pin Functions table	3
•	Updated the Overcurrent Control Timing image	10

# **5** Pin Configuration and Functions





#### Table 5-1. Pin Functions

PIN	PIN		DESCRIPTION			
NAME NO.		ITPE	DESCRIPTION			
CP1	10	—	Charge pump switching node. Connect a X7R, 0.1-µF, V <sub>BB</sub> -rated ceramic capacitor from CP1 to CP2.			
CP2	11	—	Charge pump switching node. Connect a $X/X$ , 0.1- $\mu$ r, $v_{BB}$ -rated ceramic capacitor norm CF1 to CF2.			
ENABLE	4	I	Enables OUTA and OUTB drivers			
GND	2	PWR	Ground			
GND	12		Giodina			
MODE 1	16	I	Mode logic input			
MODE 2	5	I	Mode 2 logic input			
nFAULT 15		OD	Fault indication. Pulled logic low with fault condition; open-drain output requires an external pullup resistor.			
nSLEEP 3		I	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown resistor.			
OUTA 6		0	DMOS full-bridge output positive. H-Bridge output A			
OUTB	9	0	DMOS full-bridge output negative. H-Bridge output B			
PHASE	1	I	Phase logic input for direction control			
SENSE	7	10	Sense power return			
V <sub>BB</sub> 8		PWR	Driver supply voltage. Bypass to GND with 0.1- $\mu F$ ceramic capacitors plus a bulk capacitor rated for $V_{BB}.$			
VCP	13	_	Charge pump reservoir capacitor pin. Connect a X7R, 0.1- $\mu$ F, 16-V ceramic capacitor to V <sub>BB</sub> .			
VPROPI 14		0	Winding current proportional voltage output			
Thermal pad		_	Exposed pad for thermal dissipation; connect to GND pins.			



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range	(unless otherwise noted) <sup>(1)</sup>
over operating nee-an temperature range	

		MIN	MAX	UNIT
Power supply voltage <sup>(2)</sup>	V <sub>BB</sub>	-0.3	40	V
Charge pump voltage	VCP and CP2	-0.3	V <sub>BB</sub> +17	V
Digital pin voltage	PHASE, ENABLE, MODE1, MODE2, nSLEEP, nFAULT	-0.3	7	V
V <sub>BB</sub> to OUTx voltage	OUTA and OUTB	-0.3	36	V
OUTx to GND voltage	OUTA and OUTB	-0.3	36	V
Sense pin voltage	SENSE	-0.5	0.5	V
H-bridge output current	OUTA, OUTB, and SENSE		2.8	А
VPROPI pin voltage	VPROPI	-0.3	3.6	V
Maximum junction temperature,	TJ		150	°C
Storage temperature, T <sub>stg</sub>		-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge		All pins	±500	v
- (ESD)			Corner pins (1, 4, 5, 8, 9, 12, 13, and 16)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>BB</sub>	Power supply voltage	6.5	36	V
V <sub>CC</sub>	Logic supply voltage	0	5.5	V
$f_{(PWM)}$	Applied PWM signal (PHASE and ENABLE)	0	100	kHz
lo	H-bridge peak output current	0	2.8	А
T <sub>A</sub>	Ambient temperature	-40	125	°C



## 6.4 Thermal Information

		DRV8801A-Q1	
	THERMAL METRIC <sup>(1)</sup>	RMJ (WQFN)	UNIT
		16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	36.8	°C/W
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	43.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	14.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.7	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	14.7	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	4.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## **6.5 Electrical Characteristics**

 $T_A = 25^{\circ}C$ , over recommended operating conditions (unless otherwise noted)

	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES (V <sub>BB</sub> )						
V <sub>BB</sub>	V <sub>BB</sub> operating supply voltage			6.5		36	V
1	V exercting cumply current	f <sub>PWM</sub> < 50 kHz			6		m۸
I <sub>BB</sub>	V <sub>BB</sub> operating supply current	Charge pump on, Outpu	uts disabled		3.2		mA
I <sub>BB(Q)</sub>	V <sub>BB</sub> sleep-mode supply current	nSLEEP = 0, T <sub>J</sub> = 25°C				10	μA
CONTRO	L INPUTS (PHASE, ENABLE, MOD	E1, MODE2, nSLEEP)					
V <sub>IL</sub>	Input logic low voltage	PHASE, ENABLE				0.8	V
V <sub>IH</sub>	Input logic high voltage	MODE1, MODE2		2			v
IIL	Input logic low current	PHASE,	V <sub>I</sub> = 0.8 V	-20	≤ -2	20	
I <sub>IH</sub>	Input logic high current	MODE1, MODE2	V <sub>1</sub> = 2 V		< 1	20	μA
I <sub>IL</sub>	Input logic low current	- ENABLE	V <sub>I</sub> = 0.8 V		16	40	μA
I <sub>IH</sub>	Input logic high current		V <sub>1</sub> = 2 V		40	100	μΑ
V <sub>IL</sub>	Input logic low voltage					0.8	V
V <sub>IH</sub>	Input logic high voltage	nSLEEP		2.7			v
I <sub>IL</sub>	Input logic low current		V <sub>I</sub> = 0.8 V		< 1	10	
I <sub>IH</sub>	Input logic high current		V <sub>1</sub> = 2 V		27	50	μA
CONTRO	L OUTPUTS (nFAULT)						
V <sub>OL</sub>	Output logic low voltage	I <sub>O</sub> = 1 mA				0.4	V
DMOS DF	RIVERS (OUTA, OUTB, SENSE, VPF	ROPI)					
		Source driver, $I_O$ = –2.8 A, $T_J$ = 25°C , $V_{BB}$ = 6.5 to 36 V			0.48		
		Source driver, $I_O = -2.8$ A, $T_J = 125^{\circ}C$ , $V_{BB} = 8$ to 36 V			0.74	0.85	
r	Output ON registeres	Source driver, $I_0 = -2.8 \text{ A}$ , $T_J = 125^{\circ}\text{C}$ , $V_{BB} = 6.5 \text{ to } 8 \text{ V}$			0.74	0.9	Ω
r <sub>DS(on)</sub>	Output ON resistance	Sink driver, $I_0$ = 2.8 A, $T_J$ = 25°C, $V_{BB}$ = 6.5 to 36 V			0.35		
		Sink driver, $I_O$ = 2.8 A, $T_J$ = 125°C, $V_{BB}$ = 8 to 36 V			0.52	0.7	
		Sink driver, $I_0$ = 2.8 A, $T_J$ = 125°C, $V_{BB}$ = 6.5 to 8 V			0.52	0.75	
V <sub>(TRIP)</sub>	SENSE trip voltage	R <sub>(SENSE)</sub> between SENS	R <sub>(SENSE)</sub> between SENSE and GND		500	550	mV
V <sub>f</sub>	Body diode forward voltage	Source diode, $I_f = -2.8 \text{ A}$				1.4	V
۷f	body diode forward voltage	Sink diode, I <sub>f</sub> = 2.8 A				1.4	
+	Dropagation dolou time	Input edge to source or	sink ON		600		
t <sub>pd</sub>	Propagation delay time	Input edge to source or sink OFF			100		ns
t <sub>COD</sub>	Crossover delay				500		ns

Copyright © 2021 Texas Instruments Incorporated




#### $T_A = 25^{\circ}C$ , over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	Differential emplifier sain	V <sub>BB</sub> = 8 to 36 V; SENSE = 0.1 to 0.4 V	4.8	5	5.2	V/V
G <sub>D(a)</sub> Differential amplifier gain		V <sub>BB</sub> = 6.5 to 8 V; SENSE = 0.1 to 0.3 V	4.8		5.2	V/V
PROTECT	ION CIRCUITS					
		V <sub>BB</sub> increasing		5.5	6.4	V
VUV UVLO threshold		V <sub>BB</sub> decreasing			5.7	v
	UVLO hysteresis		500		850	mV
I <sub>(OCP)</sub>	Overeument pretection trip lovel	V <sub>BB</sub> = 8 to 36 V	3			А
	Overcurrent protection trip level	V <sub>BB</sub> = 6.5 to 8 V	2.8			А
t <sub>(DEG)</sub>	Overcurrent deglitch time			3		μs
t <sub>(OCP)</sub>	Overcurrent retry time		0.5	1.2	3	ms
T <sub>(OTW)</sub>	Thermal warning temperature	Die temperature T <sub>J</sub>		160		°C
T <sub>hys(OTW)</sub>	Thermal warning hysteresis	Die temperature T <sub>J</sub>		15		°C
T <sub>(OTS)</sub>	Thermal shutdown temperature	Die temperature T <sub>J</sub>		175		°C
T <sub>hys(OTS)</sub>	Thermal shutdown hysteresis	Die temperature T <sub>J</sub>		15		°C


### 6.6 Dissipation Ratings

F	PACKAGE	R <sub>6JA</sub>	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C
	RMJ	36.8	3 W	27 mW/C

# 6.7 Typical Characteristics









# 7 Detailed Description

# 7.1 Overview


The DRV8801A-Q1 device is an integrated motor driver solutions for brushed-DC motors. The device integrates a DMOS H-bridge and current sense and protection circuitry. The device can be powered with a supply voltage between 6.5 V and 36 V, and is capable of providing an output current up to 2.8-A peak.

A simple PHASE and ENABLE interface allows control of the motor speed and direction.

A shunt amplifier output is provided for accurate current measurements by the system controller. The VPROPI pin outputs a voltage that is five-times the voltage seen at the SENSE pin.

A low-power sleep mode is included which allows the system to save power when not driving the motor.

## 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Power Supervisor

The control input, nSLEEP, is used to minimize power consumption when the DRV8801A-Q1 device is not in use. A logic low on the nSLEEP input disables much of the internal circuitry, including the internal voltage rails and charge pump. A logic high on this input pin results in normal operation. When switching from low to high, the user should allow a 1-ms delay before applying PWM signals. This time is needed for the charge pump to stabilize.

#### 7.3.2 Bridge Control

The following table shows the logic for the DRV8801A-Q1:

nSLEEP	PHASE	ENABLE	MODE1	MODE2	OUTA	OUTB	OPERATION
0	Х	Х	Х	Х	Z	Z	Sleep mode
1	0	1	Х	Х	L	Н	Reverse
1	1	1	Х	Х	н	L	Forward
1	0	0	0	Х	н	L	Fast decay
1	1	0	0	Х	L	Н	Fast decay
1	х	0	1	0	L	L	Low-side Slow decay
1	х	0	1	1	Н	Н	High-side Slow decay

To prevent reversal of current during fast-decay synchronous rectification, outputs go to the high impedance state as the current approaches 0 A.

The path of current flow for each of the states in the above logic table is shown in Figure 7-1.

#### 7.3.2.1 MODE 1

Input MODE 1 is used to toggle between fast-decay mode and slow-decay mode. A logic high puts the device in slow-decay mode.

#### 7.3.2.2 MODE 2

MODE 2 is used to select which set of drivers (high side versus low side) is used during the slow-decay recirculation. MODE 2 is meaningful only when MODE 1 is asserted high. A logic high on MODE 2 has current recirculation through the high-side drivers. A logic low has current recirculation through the low-side drivers.

#### 7.3.3 Fast Decay with Synchronous Rectification

This decay mode is equivalent to a phase change where the FETs opposite of the driving FETs are switched on (2 in Figure 7-1). When in fast decay, the motor current is not allowed to go negative because this would cause a change in direction. Instead, as the current approaches zero, the drivers turn off. See the *Section 10.3* section for an equation to calculate power.

#### 7.3.4 Slow Decay with Synchronous Rectification (Brake Mode)

In slow-decay mode, both low-side and high-side drivers turn on, allowing the current to circulate through the low-side and high-side body diodes of the H-bridge and the load (3 and 4 in Figure 7-1). See the Section 10.3 section for equations to calculate power for both high-side and low-side slow decay.






Figure 7-1. H-Bridge Operation Modes

#### 7.3.5 Charge Pump

The charge pump is used to generate a supply above  $V_{BB}$  to drive the source-side DMOS gates. A 0.1- $\mu$ F ceramic monolithic capacitor should be connected between CP1 and CP2 for pumping purposes. A 0.1- $\mu$ F ceramic monolithic capacitor should be connected between VCP and  $V_{BB}$  to act as a reservoir to run the high-side DMOS devices.

#### 7.3.6 SENSE

A low-value SENSE resistor is used to set an overcurrent threshold lower than the default maximum value of 2.8 A and to provide a voltage for VPROPI. This SENSE resistor must be connected between the SENSE pin and ground. To minimize ground-trace IR drops in sensing the output current level, the current-sensing resistor should have an independent ground return to the star ground point. This trace should be as short as possible. For low-value sense resistors, the IR drops in the PCB can be significant, and should be taken into account.

A direct connection to ground yields a SENSE voltage equal to zero. In that case, maximum current is 2.8 A and VPROPI outputs 0 V. A resistor connected as explained before, will yield a VPROPI output as detailed in section Section 7.3.7. Size the sense resistor such that voltage drop across the sense resistor is less than 500 mV under normal loading conditions. Any voltage equal or larger to 500 mV will signal the device to hi-Z the H-bridge output as overcurrent trip threshold has been reached. In this case, device will enter recirculation as stipulated by the MODE input pin. The device automatically retries with a period of t<sub>(OCP)</sub>.

Equation 1 shows the value of the resistor to a particular current setting.

$$\mathsf{R}_{\mathsf{sense}} = \frac{500 \text{ mV}}{\mathsf{I}_{\mathsf{trip}}}$$

(1)



The overcurrent trip level selected cannot be greater than I(OCP).




Figure 7-2. Overcurrent Control Timing

#### 7.3.7 VPROPI

The analog output VPROPI offers SENSE current information as an analog voltage proportional to the current flowing through the DC motor winding. This voltage can be used by an analog to digital converter and microcontroller to accurately determine how much current is flowing through the controlled DC motor. See Section 7.3.6 for guidance on selecting a SENSE resistor value.

#### 7.3.7.1 Connecting VPROPI Output to ADC

The analog output VPROPI varies proportionally with the SENSE voltage according to Equation 2. It's important to note even if V<sub>SENSE</sub> is negative VPROPI will remain at 0 V.

$$VPROPI = 5 \times V_{SENSE}$$

(2)

An RC network in series with the VPROPI output is recommended, if this voltage is to be sampled by an analog to digital converter.




Figure 7-3. RC Network in Series With the VPROPI Output

It is imperative to realize that VPROPI will decrease to 0 V while the H-Bridge enters slow decay recirculation.

#### 7.3.8 Protection Circuits

The DRV8801A-Q1 device is fully protected against V<sub>BB</sub> undervoltage, overcurrent, and overtemperature events.

FAULT	ERROR REPORT	H-BRIDGE	CHARGE PUMP	RECOVERY
V <sub>BB</sub> undervoltage (UVLO)	No error report – nFAULT is hi-Z	Disabled	Shut Down	V <sub>BB</sub> > VUVLO RISING
Overcurrent (OCP)	nFAULT pulled low	Disabled	Operating	Retry time, t <sub>(OCP)</sub>
Overtemperature Warning (OTW)	nFAULT pulled low	Enabled	Operating	$T_{\rm J} < T_{\rm (OTW)} - T_{\rm hys(OTW)}$
Overtemperature Shutdown (OTS)	nFAULT remains pulled low (set during OTW)	Disabled	Shut Down	$T_J < T_{(OTS)} - T_{hys(OTS)}$

## 7.3.8.1 V<sub>BB</sub> Undervoltage Lockout (UVLO)

If at any time the voltage on the  $V_{BB}$  pin falls below the undervoltage lockout threshold voltage, all FETs in the H-bridge are disabled and the charge pump is disabled. The nFAULT pin does not report the UVLO fault condition and remains hi-Z. Operation resumes when  $V_{BB}$  rises above the UVLO threshold.

#### 7.3.8.2 Overcurrent Protection (OCP)

The current flowing through the high-side and low-side drivers is monitored to ensure that the motor lead is not shorted to supply or ground. If a short is detected, all FETs in the H-bridge are disabled, nFAULT is driven low, and a  $t_{(OCP)}$  fault timer is started. After this period,  $t_{(OCP)}$ , the device is then allowed to follow the input commands and another turn-on is attempted (nFAULT releases during this attempt). If there is still a fault condition, the cycle repeats. If the short condition is not present after  $t_{(OCP)}$  expires, normal operation resumes and nFAULT is released.

#### 7.3.8.3 Overtemperature Warning (OTW)

If the die temperature increases past the thermal warning threshold the nFAULT pin is driven low. When the die temperature has fallen below the hysteresis level, the nFAULT pin is released. If the die temperature continues to increase, the device enters overtemperature shutdown as described in the *Section 7.3.8.4* section.

#### 7.3.8.4 Overtemperature Shutdown (OTS)

If the die temperature exceeds the thermal shutdown temperature, all FETs in the H-bridge are disabled and the charge pump shuts down. The nFAULT pin remains pulled low during this fault condition. When the die temperature falls below the hysteresis threshold, operation automatically resumes.

#### 7.4 Device Functional Modes

The DRV8801A-Q1 device is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled and the H-bridge FETs are disabled hi-Z. The DRV8801A-Q1 device is brought out of sleep mode automatically if nSLEEP is brought logic high.



# 8 Application and Implementation

# 8.1 Application Information

The DRV8801A-Q1 device is used in medium voltage brushed-DC motor control applications.

# 8.2 Typical Application




Figure 8-1. Typical Application Diagram

# 8.2.1 Design Requirements

The example supply voltage for this design is  $V_{BB}$  = 18 V.

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Drive Current

This current path is through the high-side sourcing DMOS driver, motor winding, and low-side sinking DMOS driver. Power dissipation I<sup>2</sup>R losses in one source and one sink DMOS driver, as shown in Equation 3.

## 8.2.2.2

 $P_{D} = I^{2}(r_{DS(on)Source} + r_{DS(on)Sink})$ 

# 8.2.2.3 Slow-Decay SR (Brake Mode)

In slow-decay mode, both low-side sinking drivers turn on, allowing the current to circulate through the low side of the H-bridge (two sink drivers) and the load. Power dissipation I<sup>2</sup>R loses in the two sink DMOS drivers as shown in Equation 4

$$\mathsf{P}_{\mathsf{D}} = \mathsf{I}^2(2 \times \mathsf{r}_{\mathsf{DS}(\mathsf{on})\mathsf{Sink}}) \tag{4}$$

## 8.2.3 Thermal Considerations

Although DRV8801A-Q1 is rated at 2.8-A of current handling, the previous only holds true as long as the internal temperature does not exceed 170°C. In order to operate at this rate, the following measures must be taken under consideration.

## 8.2.3.1 Junction-to-Ambiant Thermal Impedance (OJA)

At any given time during the steady state portion of the cycle, two FETs are enabled: A high side sourcing FET and a low side sinking FET. The increase in die temperature above ambient can be estimated by Equation 5

$$T_{die} = \theta_{JA} \frac{{}^{\circ}C}{W} \times I_{winding}^{2} \times RDS_{ON} + T_{A}$$
(5)

## 8.2.4 Pulse-Width Modulating

## 8.2.4.1 Pulse-Width Modulating ENABLE

The most common H-Bridge direction/speed control scheme is to use a conventional GPIO output for the PHASE (selects direction) and pulse-width modulate ENABLE for speed control.

#### 8.2.4.2 Pulse-Width Modulating PHASE

A technique that uses a speed/direction control scheme where ENABLE is connected to a GPIO output and the PHASE is pulse-width modulated. In this case, both direction and speed are controlled with a single signal. ENABLE is only used to disable the motor and stop all current flow.

When pulse-width modulating PHASE, a 50% duty cycle will stop the motor. Duty cycles above 50% will have the motor moving on the clockwise direction with proportional control; 100% duty cycle represents full speed.


Duty cycles below 50% will have the motor rotating with a counter clockwise direction; 0% duty cycle represents full speed.

(3)

(4)



#### 8.2.5 Application Curves



#### 8.3 Parallel Configuration

It is possible to drive higher than the 2.8 A of current by connecting more than one devices in parallel. To properly use this option the guidelines documented below must be followed.

#### 8.3.1 Parallel Connections

Figure 8-4 shows the signals that need to be connected together. ENABLE, PHASE, MODE 1, MODE 2, nSLEEP, OUTA, OUTB, SENSE, VBB and GND.




Figure 8-4. Functional Block Diagram (Connected Signals)

#### 8.3.2 Non – Parallel Connections

Figure 8-5 shows the signals that should not be connected together and will be driven on an individual basis. These are: VCP, CP1, CP2, and VPROPI.






Figure 8-5. Functional Block Diagram (Individual Signals)

#### 8.3.3 Wiring nFAULT as Wired OR

Since nFAULT is an open drain output, multiple nFAULT outputs can be paralleled with a single resistor. The end result is a wired OR configuration. When any individual nFAULT output goes to a logic low, the wired OR output will go to the same logic low. There is no need to determine which device signaled the fault condition, as once they are connected in parallel they function as a single device.




Figure 8-6. nFAULT as Wired OR

#### 8.3.4 Electrical Considerations

#### 8.3.4.1 Device Spacing

It is recommended that devices be connected as close as possible and with trace lengths as short as possible. Doing this minimizes the potential of generating timing differences between devices. Although it may seem like a harmful situation for the power stage, DRV8801A-Q1 contains enough protection to effectively deal with enable time skews from device to device. This consideration focuses on motion quality, as total current needed for acceleration and proper speed control will only be available when all power stages are brought online.

#### 8.3.4.2 Recirculation Current Handling

During recirculation, it is not possible to synchronize all devices connected in parallel so that the current is equally distributed. Also, during the asynchronous portion of the current decay, the body diode with the lowest forward voltage will start conducting and sink all of the current. Said body diode is not meant to handle the new increased current capacity and will be severely affected if allowed to sink current of said magnitude.

In order to assure proper operation when devices are connected in parallel, it is imperative that external schottky diodes be used. These schottky diodes will conduct during the asynchronous portion of the recirculation mode and will sink the inductive load current until the respective FET switches are brought online.



Schottky diodes should be connected as shown in Figure 8-7.




Figure 8-7. Schottky Diodes Connection

#### 8.3.4.3 Sense Resistor Selection

The guideline for the SENSE resistor chosen doesn't change in parallel mode. As the goal of this configuration is to evenly distribute the current load across multiple devices, each device should be configured with the same  $I_{TRIP}$  setting. Therefore, the same SENSE resistor should be used for all devices connected in parallel.

Connection of the SENSE resistors should be as shown in Figure 8-8.




Figure 8-8. SENSE Resistors Connection

#### 8.3.4.4 Maximum System Current

The idea behind placing multiple devices in parallel is to increase maximum drive current. At first glance, it may seem that the new increased  $I_{TRIP}$  setting is given by Equation 6.

System 
$$I_{\text{TRIP}} = (I_{\text{TRIP}} \times N)$$

Where:

N is the number of devices connected in parallel.

 $I_{TRIP}$  is the individual  $I_{TRIP}$  value per device.

However, although in theory accurate, due to tolerances in internal SENSE amplifier/comparator circuitry, the system  $I_{TRIP}$  should be expected to be less than the addition of all the individual  $I_{TRIP}$ . The reason for this is

(6)



that as soon as one of the devices senses a current for which the H Bridge should be disabled, the remaining devices will end up having to conduct the same current but with less capacity. Therefore, remaining devices are expected to get disabled shortly after.

A good rule of thumb is to expect 90% of the theoretical maximum.

By way of example, if the system level requirements indicate that 6 A of current are required to meet the motion control requirements, then:

6 A = (2.8 A x 0.9)N

 $N = (6 A) / (2.8 A \times 0.9)$ 

N = 2.38

In this example, three devices would be required to safely meet the needs of the system.



## 9 Power Supply Recommendations

The DRV8801A-Q1 device is designed to operate from an input-voltage supply ( $V_{BB}$ ) range between 6.5 V and 36 V. One 0.1-µF ceramic capacitor rated for  $V_{BB}$  must be placed as close as possible to the  $V_{BB}$  pin. In addition to the local decoupling caps, additional bulk capacitance is required and must be sized accordingly to the application requirements.

### 9.1 Bulk Capacitance

Bulk capacitance sizing is an important factor in motor drive system design. This sizing is dependent on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor startup current
- · Motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. Size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet generally provides a recommended value but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 9-1. Bulk Capacitance




# 10 Layout


## **10.1 Layout Guidelines**

The printed circuit board (PCB) should use a heavy ground plane. For optimum electrical and thermal performance, the DRV8801A-Q1 device must be soldered directly onto the board. On the bottom side of the DRV8801A-Q1 device is a thermal pad, which provides a path for enhanced thermal dissipation. The thermal pad should be soldered directly to an exposed surface on the PCB. Thermal vias are used to transfer heat to other layers of the PCB. For more information on this technique, refer to *QFN/SON PCB Attachment*.

The load supply pin,  $V_{BB}$ , should be decoupled with an electrolytic capacitor (typically 100  $\mu$ F) in parallel with a ceramic capacitor placed as close as possible to the device. In order to minimize lead inductance, the ceramic capacitors between the VCP and  $V_{BB}$  pins, connected to the REG pin, and the capacitors between the CP1 and CP2 pins should be as close to the pins of the device as possible.

## 10.2 Layout Example





## **10.3 Power Dissipation**

First-order approximation of power dissipation in the DRV8801A-Q1 device can be calculated by examining the power dissipation in the full-bridge during each of the operation modes. The DRV8801A-Q1 device uses synchronous rectification. During the decay cycle, the body diode is shorted by the low-r<sub>DS(on)</sub> driver, which in turn reduces power dissipation in the full-bridge. In order to prevent shoot through (high-side and low-side drivers on the same side are ON at the same time), the DRV8801A-Q1 device implements a 500-ns typical crossover delay time. During this period, the body diode in the decay current path conducts the current until the DMOS driver turns on. High-current and high-ambient-temperature applications should take this into consideration. In addition, motor parameters and switching losses can add power dissipation that could affect critical applications.



# 11 Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation, see the following:

QFN/SON PCB Attachment

#### **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **11.4 Community Resources**

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, And Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DRV8801AQRMJRQ1	Active	Production	WQFN (RMJ)   16	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8801 ARMJQ1
DRV8801AQRMJRQ1.A	Active	Production	WQFN (RMJ)   16	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8801 ARMJQ1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8801AQRMJRQ1	WQFN	RMJ	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION


14-May-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8801AQRMJRQ1	WQFN	RMJ	16	3000	367.0	367.0	35.0

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RMJ (S-PWQFN-N16)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated