

DRV8311-Q1 Three-Phase PWM Motor Driver

1 Features

- AEC-Q100 qualified for automotive applications
 - Temperature grade 1: –40°C ≤ TA ≤ 125°C
- Three-phase PWM motor driver
 - 3-Phase brushless DC motors
- 3-V to 20-V operating voltage
 - 24-V Absolute maximum voltage
- High output current capability
 - 5-A Peak current drive
- Low on-state resistance MOSFETs
 - 210-mΩ typ R_{DS(ON)} (HS + LS) at T_A = 25°C
- Low power sleep mode
 - 1.5- μ A at V_{VM} = 12-V, T_A = 25°C
- Multiple control interface options
 - 6x PWM control interface
 - 3x PWM control interface
 - PWM generation mode (SPI/tSPI) with optional calibration between MCU and DRV8311-Q1
- tSPI (DRV8311P-Q1)
 - PWM duty and frequency update over SPI
 - Control multiple DRV8311P-Q1 devices using standard 4-wire SPI
- Supports up to 200-kHz PWM frequency
- Integrated current sensing
 - No external resistor required
 - Sense amplifier output, one per 1/2-bridge
- SPI and hardware device variants
 - 10-MHz SPI communication (SPI/tSPI)
- Supports 1.8-V, 3.3-V, and 5-V logic inputs
- Built-in 3.3-V ± 4.5%, 100-mA LDO regulator
- Integrated protection features
 - VM undervoltage lockout (UVLO)
 - Charge pump undervoltage (CPUV)
 - Overcurrent protection (OCP)
 - Thermal warning and shutdown (OTW/OTSD)
 - Fault condition indication pin (nFAULT)

2 Applications

- Steering wheel adjust module
- Automotive thermal management valve
- LIDAR module
- Brushless-DC (BLDC) Motor Modules

3 Description


The DRV8311-Q1 provides three integrated MOSFET half-H-bridges for driving a three-phase brushless DC (BLDC) motor for 5V, 9V, 12V, or 18V DC rails or 1S to 4S battery powered applications. The device integrates three current-sense amplifiers (CSA) with integrated current sense for sensing the three phase currents of BLDC motors to achieve optimum FOC and current-control system implementation.

The DRV8311P-Q1 device provides capability to generate and configure PWM timers over Texas Instruments SPI (tSPI), and allows the control of multiple BLDC motors directly over the tSPI. This feature reduces the number of required I/O ports from the primary controller to control multiple motors.


Device Information (1)

PART NUMBER	PACKAGE	PACKAGE SIZE (NOM) ⁽³⁾
DRV8311P-Q1	WQFN (24)	3.00mm × 3.00mm
DRV8311H-Q1 ⁽²⁾	WQFN (24)	3.00mm × 3.00mm
DRV8311S-Q1 ⁽²⁾	WQFN (24)	3.00mm × 3.00mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- Device available for preview only. (2)
- The package size (length × width) is a nominal value and includes pins, where applicable.



DRV8311H/S-Q1 Simplified Schematic



DRV8311P-Q1 Simplified Schematic



Table of Contents

1 Features	1	7.4 Device Functional Modes	46
2 Applications	1	7.5 SPI Communication	47
3 Description		8 DRV8311-Q1 Registers	52
4 Device Comparison Table		9 Application and Implementation	
5 Pin Configuration and Functions	4	9.1 Application Information	76
6 Specifications		9.2 Typical Applications	
6.1 Absolute Maximum Ratings	7	9.3 Three Phase Brushless-DC tSPI Motor Control	80
6.2 ESD Ratings	7	9.4 Alternate Applications	82
6.3 Recommended Operating Conditions	7	9.5 Power Supply Recommendations	
6.4 Thermal Information	8	9.6 Layout	83
6.5 Electrical Characteristics	8	10 Device and Documentation Support	87
6.6 SPI Timing Requirements	14	10.1 Support Resources	87
6.7 SPI Secondary Device Mode Timings	.15	10.2 Trademarks	87
6.8 Typical Characteristics	.16	10.3 Electrostatic Discharge Caution	87
7 Detailed Description		10.4 Glossary	
7.1 Overview		11 Revision History	
7.2 Functional Block Diagram	18	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	87



4 Device Comparison Table

DEVICE	PACKAGES	INTERFACE	nSLEEP INPUT
DRV8311P-Q1		SPI / tSPI	Yes
DRV8311S-Q1	24-pin WQFN (3 mm x 3 mm)	SPI	No
DRV8311H-Q1		Hardware	Yes

Table 4-1. DRV8311H-Q1 vs. DRV8311S-Q1 vs. DRV8311P-Q1 Configuration Comparison

Parameters	DRV8311H-Q1	DRV8311S-Q1	DRV8311P-Q1
PWM control mode settings	MODE pin (2 settings)	PWM_MODE (3 settings)	PWM_MODE (3 settings)
Slew rate settings	SLEW pin (4 settings)	SLEW_RATE (4 settings)	SLEW_RATE (4 settings)
Current sense amplifier gain	GAIN pin (4 settings)	CSA_GAIN (4 settings)	CSA_GAIN (4 settings)
Over current protection (OCP) level settings	MODE pin (2 settings)	OCP_LVL (2 settings)	OCP_LVL (2 settings)
OCP blanking time	Fixed to 0.2 us	OCP_TBLANK (4 settings)	OCP_TBLANK (4 settings)
OCP deglitch time	Fixed to 1 us	OCP_DEG (4 settings)	OCP_DEG (4 settings)
OCP mode	Fast retry with 5-ms automatic retry	OCP_MODE (4 settings), Configurable retry time	OCP_MODE (4 settings), Configurable retry time
Dead time	Fixed based on SLEW pin setting	TDEAD_CTRL (8 settings)	TDEAD_CTRL (8 settings)
Propagation delay	Fixed based on SLEW pin setting	Fixed based on SLEW pin setting	Fixed based on SLEW pin setting
Driver delay compensation	Disabled	DLYCMP_EN (2 settings)	DLYCMP_EN (2 settings)
Spread Spectrum Modulation for internal Oscillator	Enabled	SSC_DIS (2 settings)	SSC_DIS (2 settings)
Undervoltage lockout	VINAVDD, CP and AVDD undervoltage protection enabled, CSAREF_UV disabled, t _{RETRY} is configured for 5 ms fast automatic retry	VINAVDD, CP and AVDD undervoltage protection enabled, CSAREF_UV (2 settings), Configurable t _{RETRY} using UVP_MODE	VINAVDD, CP and AVDD undervoltage protection enabled, CSAREF_UV (2 settings), Configurable t _{RETRY} using UVP_MODE
SPI fault mode	NA	SPIFLT_MODE (2 settings)	SPIFLT_MODE (2 settings)
Texas Instruments SPI (tSPI)	NA	NA	Available
Over temperature shutdown (OTSD) mode	Fast retry with 5-ms automatic retry	OTSD_MODE (2 settings)	OTSD_MODE (2 settings)



5 Pin Configuration and Functions




Figure 5-1. DRV8311S-Q1 24-Pin WQFN With Exposed Thermal Pad Top View




Figure 5-2. DRV8311H-Q1 24-Pin WQFN With Exposed Thermal Pad Top View






Figure 5-3. DRV8311P-Q1 24-Pin WQFN With Exposed Thermal Pad Top View

Table 5-1. Pin Functions

PIN	24	4-pin Packa	ge		
NAME	DRV8311 H-Q1	DRV8311P -Q1	DRV8311S -Q1	TYPE ⁽¹⁾	DESCRIPTION
AD0	_	15	_	I	Only on tSPI device DRV8311P-Q1. Address selection for tSPI.
AD1	_	14	_	I	Only on tSPI device DRV8311P-Q1. Address selection for tSPI.
AGND	16	16	16	PWR	Device analog ground. Connect to system ground.
AVDD	17	17	17	PWR	3.3V regulator output. Connect a X5R or X7R, 0.7-µF to 7-µF, 6.3-V ceramic capacitor between the AVDD and AGND pins. This regulator can source up to 100 mA externally.
СР	6	6	6	PWR	Charge pump output. Connect a X5R or X7R, 0.1-µF, 16-V ceramic capacitor between the VCP and VM pins.
CSAREF	2	2	2	PWR	Current sense amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the CSAREF and AGND pins.
GAIN	21	_	_	I	Only on Hardware devices (DRV8311H-Q1). Current sense amplifier gain setting. The pin is a 4 level input pin configured by an external resistor between GAIN and AVDD or AGND.
INHA	15	_	15	I	High-side driver control input for OUTA. This pin controls the state of the high-side MOSFET in 6x/3x PWM Mode.
INHB	14	_	14	ı	High-side driver control input for OUTB. This pin controls the state of the high-side MOSFET in 6x/3x PWM Mode.
INHC	13	_	13	I	High-side driver control input for OUTC. This pin controls the state of the high-side MOSFET in 6x/3x PWM Mode.
INLA	18	_	18	ı	Low-side driver control input for OUTA. This pin controls the state of the low-side MOSFET in 6x PWM Mode.
INLB	19	_	19	ı	Low-side driver control input for OUTB. This pin controls the state of the low-side MOSFET in 6x PWM Mode.
INLC	20	_	20	I	Low-side driver control input for OUTC. This pin controls the state of the low-side MOSFET in 6x PWM Mode.
MODE	23	_	_	I	Only on Hardware devices (DRV8311H-Q1). PWM mode setting. This pin is a 4 level input pin configured by an external resistor between MODE and AVDD or AGND.
nFAULT	1	1	1	0	Fault indication pin. Pulled logic-low with fault condition; open-drain output requires an external pullup to AVDD.



Table 5-1. Pin Functions (continued)

PIN	24	4-pin Packaç			
NAME	DRV8311 H-Q1	DRV8311P -Q1	DRV8311S -Q1	TYPE ⁽¹⁾	DESCRIPTION
nSCS	_	20	24	I	Only on SPI (DRV8311S-Q1) and tSPI (DRV8311P-Q1) devices. Serial chip select. A logic low on this pin enables serial interface communication (SPI devices).
nSLEEP	24	24	_	I	Only on DRV8311H-Q1 and DRV8311P-Q1 devices. When this pin is logic low the device goes to a low-power sleep mode. A 15 to 50-µs low pulse on nSLEEP pin can be used to reset fault conditions without entering sleep mode.
OUTA	10	10	10	0	Half bridge output A. Connect to motor winding.
OUTB	11	11	11	0	Half bridge output B. Connect to motor winding.
OUTC	12	12	12	0	Half bridge output C. Connect to motor winding.
PGND	9	9	9	PWR	Device power ground. Connect to system ground.
PWM_SY NC	_	19	_	I	Only on tSPI device DRV8311P-Q1. Connect to the MCU signal to synchronize the internally-generated PWM signals from DRV8311P-Q1 to the MCU in PWM generation mode.
SCLK	_	23	23	I	Only on SPI (DRV8311S-Q1) and tSPI (DRV8311P-Q1) devices. Serial clock input. Serial data is shifted out on the rising edge and captured on the falling edge of SCLK (SPI devices).
SDI	_	22	22	I	Only on SPI (DRV8311S-Q1) and tSPI (DRV8311P-Q1) devices. Serial data input. Data is captured on the falling edge of the SCLK pin (SPI devices).
SDO	_	21	21	0	Only on SPI (DRV8311S-Q1) and tSPI (DRV8311P-Q1) devices. Serial data output. Data is shifted out on the rising edge of the SCLK pin.
SLEW	22	_	_	I	Only on DRV8311H-Q1 device. OUTx voltage slew rate control setting. This pin is a 4 level input pin set by an external resistor between SLEW pin and AVDD or AGND.
SOA	5	5	5	0	Current sense amplifier output for OUTA.
SOB	4	4	4	0	Current sense amplifier output for OUTB.
soc	3	3	3	0	Current sense amplifier output for OUTC.
VM	8	8	8	PWR	Power supply for the motor. Connect to motor supply voltage. Connect a X5R or X7R, 0.1-uF VM-rated ceramic bypass capacitor as well as a >=10-uF, VM-rated bulk capacitor between VM and PGND. Additionally, connect a X5R or X7R, 0.1-uF, 16-V ceramic capacitor between the VM and CP pins.
VIN_AVDD	7	7	7	PWR	Supply input for AVDD. Bypass to AGND with a X5R or X7R, 0.1-uF, VIN_AVDD-rated ceramic capacitor as well as a >=10-uF, VIN_AVDD-rated rated bulk capacitor between VIN_AVDD and PGND.
Thermal pad				PWR	Must be connected to PGND.
NC	_	13,18	_	_	No connect. Leave the pin floating.

⁽¹⁾ I = input, O = output, PWR = power, NC = no connect

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Power supply pin voltage (VM)	-0.3	24	V
AVDD regulator input pin voltage (VIN_AVDD)	-0.3	24	V
Voltage difference between ground pins (PGND, AGND)	-0.3	0.3	V
Charge pump voltage (CP)	-0.3	V _M + 6	V
Analog regulator output pin voltage (AVDD)	-0.3	4	V
Logic pin input voltage (INHx, INLx, nSCS, nSLEEP, SCLK, SDI, ADx, GAIN, MODE, SLEW, PWM_SYNC)	-0.3	6	V
Logic pin output voltage (nFAULT, SDO)	-0.3	6	V
Open drain output current range (nFAULT)	0	5	mA
Current sense amplifier reference supply input (CSAREF)	-0.3	4	V
Current sense amplifier output (SOx)	-0.3	4	V
Peak Output Current (OUTA, OUTB, OUTC)		5	Α
Output pin voltage (OUTA, OUTB, OUTC)	-1	V _M + 1 ⁽²⁾	V
Ambient temperature, T _A	-40	125	°C
Junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{VM}	Power supply voltage	V _{VM}	3	12	20	V
VIN_AVDD	AVDD regulator input pin voltage	V _{VIN_AVDD}	3	12	20	V
f _{PWM}	Output PWM frequency	OUTA, OUTB, OUTC			200	kHz
I _{OUT} (1)	Peak output current	OUTA, OUTB, OUTC			5	Α
V _{IN}	Logic input voltage	INHx, INLx, nSCS, nSLEEP, SCLK, SDI, ADx, GAIN, MODE, SLEW, PWM_SYNC	-0.1		5.5	V
V _{OD}	Open drain pullup voltage	nFAULT	-0.1		5.5	V
I _{OD}	Open drain output sink current	nFAULT			5	mA
V _{CSAREF}	CSA refernce input Voltage	CSAREF	2		3.6	V
I _{CSAREF}	CSA refernce input Current	CSAREF		2.5	7.5	mA

⁽²⁾ VM + 1 V or 24 V (whichever is smaller).

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



over operating ambient temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T _A	Operating ambient temperature	-40		125	°C
T _J	Operating Junction temperature	-40		150	°C

Power dissipation and thermal limits must be observed

6.4 Thermal Information

		DRV8311-Q1	
	THERMAL METRIC ⁽¹⁾	QFN (RRW)	UNIT
		24 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	37.9	°C/W
R _{0JB}	Junction-to-board thermal resistance	15.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	15.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 Electrical Characteristics

at $T_J = -40$ °C to +150°C, $V_{VM} = 3$ to 20 V (unless otherwise noted). Typical limits apply for $T_A = 25$ °C, $V_{VM} = 12$ V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES					
	VM alcon made current	V _{VM} = 12 V, nSLEEP = 0, T _A = 25 °C		1.5	3	μΑ
I_{VMQ}	VM sleep mode current	nSLEEP = 0, T _A = 125 °C			9	μΑ
	VM standby made current	V _{VM} = 12 V, nSLEEP = 1, INHx = INLx = 0, SPI = 'OFF', T _A = 25 °C		7	12	mA
I _{VMS}	VM standby mode current	nSLEEP = 1, INHx = INLx = 0, SPI = 'OFF'		8	12	mA
I _{VM} VM operating mode c		V _{VM} = 12 V, nSLEEP = 1, f _{PWM} = 25 kHz, T _A = 25 °C		10	13	mA
	VM operating mode current	V _{VM} = 12 V, nSLEEP = 1, f _{PWM} = 200 kHz, T _A = 25 °C		12	14	mA
		nSLEEP =1, f _{PWM} = 25 kHz		10	15	mA
		nSLEEP =1, f _{PWM} = 200 kHz		12	15	mA
V _{AVDD}		V _{VM} > 4V, V _{VIN_AVDD} > 4.5V, 0 mA ≤ I _{AVDD} ≤ 100 mA	3.15	3.3	3.45	V
V _{AVDD}		$V_{VM} > 3.5V$, $3.5V \le V_{VIN_AVDD} \le 4.5V$, 0 mA $\le I_{AVDD} \le 35$ mA	3	3.3	3.6	V
V _{AVDD}	Analog regulator voltage	2.5V ≤V _{VIN_AVDD} ≤ 3.5V, 0 mA ≤ I _{AVDD} ≤ 10 mA	2.2	VIN_AVDD -0.3	3.4	V
V _{AVDD}		V_{VM} < 4V, V_{VIN_AVDD} > 4.5V, 0 mA ≤ I_{AVDD} ≤ 40 mA	3	3.3	3.6	V
V _{AVDD}		V _{VM} < 3.5V, 3.5V ≤V _{VIN_AVDD} ≤ 4.5V, 0 mA ≤ I _{AVDD} ≤ 20 mA	3	3.3	3.6	V
I _{AVDD_LIM}	External analog regulator current limit		148	200	250	mA

Product Folder Links: DRV8311-Q1



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{VM} > 4V, V _{VIN_AVDD} > 4.5V			100	mA
		V _{VM} < 4V, V _{VIN AVDD} > 4.5V			40	mA
I _{AVDD}	External analog regulator load				35	mA
		V _{VM} < 3.5V, 3.6V ≤V _{VIN AVDD} ≤ 4.5V			20	mA
		2.5V ≤V _{VIN AVDD} ≤ 3.6V			10	mA
		I _{AVDD} ≤ 25 mA;	0.7	1	7	μF
C_{AVDD}	Capacitance on AVDD pin	I _{AVDD} ≥ 25 mA;	3.3	4.7	7	μF
		$V_{VIN AVDD} > 4.5V$; $I_{AVDD} \le 20 \text{ mA}$;	-3		3	%
R _{AVDD}	AVDD Output Voltage Regulation		-2		2	%
		V _{VIN_AVDD} > 4.5V; I _{AVDD} ≥ 40 mA;	-3		3	%
V _{VCP}	Charge pump regulator voltage	VCP with respect to VM	3	5	5.6	V
t _{WAKE}	Wakeup time	V _{VM} > V _{UVLO} , nSLEEP = 1 to Output ready		1	3	ms
t _{WAKE_CSA}	Wakeup time for CSA	V _{CSAREF} > V _{CSAREF_UV} to SOx ready, when nSLEEP = 1		30	50	μs
t _{SLEEP}	Turn-off time	nSLEEP = 0 to driver tri-stated		100	200	μs
t _{RST}	Reset Pulse time	nSLEEP = 0 period to reset faults	10		65	μs
LOGIC-LEV	EL INPUTS (INHx, INLx, nSLEEP, SCI	_K, SDI)				
V _{IL}	Input logic low voltage		0		0.6	V
V _{IH}	Input logic high voltage		1.65		5.5	V
V _{HYS}	Input logic hysteresis		100	300	660	mV
I _{IL}	Input logic low current	V _{PIN} (Pin Voltage) = 0 V	-1		1	μΑ
	In a state of the comment	nSLEEP, V _{PIN} (Pin Voltage) = 5 V			30	μA
I _{IH}	Input logic high current	Other pins, V _{PIN} (Pin Voltage) = 5 V			50	μΑ
D	In most mostled assessment of the most	nSLEEP		230	300	kΩ
R _{PD}	Input pulldown resistance	Other pins		160	200	kΩ
C _{ID}	Input capacitance			30		pF
LOGIC-LEV	EL INPUTS (nSCS)		-			
V _{IL}	Input logic low voltage		0		0.6	V
V _{IH}	Input logic high voltage		1.5		5.5	V
V _{HYS}	Input logic hysteresis		200		500	mV
I _{IL}	Input logic low current	V _{PIN} (Pin Voltage) = 0 V			90	μA
I _{IH}	Input logic high current	V _{PIN} (Pin Voltage) = 5 V			70	μA
R _{PU}	Input pullup resistance			48	90	kΩ
C _{ID}	Input capacitance			30		pF
	EL INPUTS (GAIN, MODE, SLEW)	1	1			-
V _{L1}	Input mode 1 voltage	Tied to AGND	0		0.21*AV DD	V
V _{L2}	Input mode 2 voltage	47 kΩ +/- 5% tied to GND	0.25*AV DD	0.5*AVDD	0.55*AV DD	V
V _{L3}	Input mode 3 voltage	Hi-Z	0.606*AV DD	0.757*AVD D	0.909*AV DD	V
V _{L4}	Input mode 4 voltage	Tied to AVDD	0.94*AV DD		AVDD	V
R _{PU}	Input pullup resistance	To AVDD		48	70	kΩ
R _{PD}	Input pulldown resistance	To AGND		160	200	kΩ
	1		1			



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN-DR	RAIN OUTPUTS (nFAULT)					
V _{OL}	Output logic low voltage	I _{OD} = -5 mA			0.4	V
I _{OH}	Output logic high current	V _{OD} = 5 V	-1		1	μA
C _{OD}	Output capacitance			30		pF
PUSH-PU	LL OUTPUTS (SDO)					
V	Output logic low voltage	I _{OP} = -5 mA, 2.2V ≤ V _{AVDD} ≤ 3V	0		0.55	V
V_{OL}	Output logic low voltage	I _{OP} = -5 mA, 3V ≤ V _{AVDD} ≤ 3.6V	0		0.5	V
W	Output logic high voltage	I _{OP} = 5 mA, 2.2V ≤ V _{AVDD} ≤ 3V	V _{AVDD} - 0.86		3	V
V_{OH}	Output logic riigii voitage	$I_{OP} = 5 \text{ mA}, 3V \le V_{AVDD} \le 3.6V$	V _{AVDD} - 0.5		3.6	V
I_{OL}	Output logic low current	V _{OP} = 0 V	-1		1	μΑ
I _{OH}	Output logic high current	V _{OP} = 5 V	-1		1	μΑ
C_{OD}	Output capacitance			30		pF
DRIVER (DUTPUTS					
		6V ≥ V _{VM} ≥ 3 V, I _{OUT} = 1 A, T _J = 25°C		300	350	mΩ
D	Total MOSFET on resistance (High-side + Low-side)	6V ≥ V _{VM} ≥ 3 V, I _{OUT} = 1 A, T _J = 150°C		450	500	mΩ
R _{DS(ON)}		V _{VM} ≥ 6 V, I _{OUT} = 1 A, T _J = 25°C		210	265	mΩ
		V _{VM} ≥ 6 V, I _{OUT} = 1 A, T _J = 150°C		330	375	mΩ
SR		V _{VM} = 12V; SLEW = 00b (SPI Variant) or SLEW pin tied to AGND (HW Variant)	18	35	55	V/us
SR	Phase pin slew rate switching low to high (Rising from 20 % to 80 % of VM)	V_{VM} = 12V; SLEW = 01b (SPI Variant) or SLEW pin to 47 k Ω +/- 5% tied to AGND (HW Variant)	35	75	100	V/us
SR	(Rising nom 20 % to 60 % of vivi)	V _{VM} = 12V; SLEW = 10b (SPI Variant) or SLEW pin to Hi-Z (HW Variant)	90	180	225	V/us
SR		V _{VM} = 12V; SLEW = 11b (SPI Variant) or SLEW pin tied to AVDD (HW Variant)	140	230	355	Vus
		V _{VM} = 12V; SLEW = 00b (SPI Variant) or SLEW pin tied to AGND (HW Variant)	20	35	50	V/us
SR	Phase pin slew rate switching high to low (Falling from 80 % to 20 % of VM)	V_{VM} = 12V; SLEW = 01b (SPI Variant) or SLEW pin to 47 k Ω +/- 5% tied to AGND (HW Variant)	35	75	100	V/us
		V _{VM} = 12V; SLEW = 10b (SPI Variant) or SLEW pin to Hi-Z (HW Variant)	80	180	225	V/us
		V _{VM} = 12V; SLEW = 11b (SPI Variant) or SLEW pin tied to AVDD (HW Variant)	125	270	350	V/us



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{VM} = 12V, SLEW = 00b (SPI Variant) or SLEW pin tied to AGND (HW Variant), DEADTIME = 000b, Handshake only		500	1200	ns
		V_{VM} = 12V, SLEW = 01b (SPI Variant) or SLEW pin to 47 kΩ +/- 5% tied to AGND (HW Variant), DEADTIME = 000b, Handshake only		450	760	ns
		V _{VM} = 12V, SLEW = 10b (SPI Variant) or SLEW pin to Hi-Z (HW Variant), DEADTIME = 000b, Handshake only		425	720	ns
t _{DEAD}	Output dead time (high to low / low to high)	V _{VM} = 12V, SLEW = 11b (SPI Variant) or SLEW pin tied to AVDD (HW Variant), DEADTIME = 000b; Handshake only		425	710	ns
		V _{VM} = 12 V, DEADTIME = 001b		200	540	ns
		V _{VM} = 12 V, DEADTIME = 010b		400	550	ns
		V _{VM} = 12 V, DEADTIME = 011b		600	760	ns
		V _{VM} = 12 V, DEADTIME = 100b		800	900	ns
		V _{VM} = 12 V, DEADTIME = 101b		1000	1100	ns
		V _{VM} = 12 V, DEADTIME = 110b		1200	1300	ns
		V _{VM} = 12 V, DEADTIME = 111b		1400	1500	ns
t _{PD}	Propagation delay (high-side / low-side ON/OFF)	INHx = 1 to OUTx transition, V _{VM} = 12V, SLEW = 00b (SPI Variant) or SLEW pin tied to AGND (HW Variant)		1000	1500	ns
		INHx = 1 to OUTx transition, V_{VM} = 12V, SLEW = 01b (SPI Variant) or SLEW pin to 47 k Ω +/- 5% tied to AGND (HW Variant)		650	1100	ns
		INHx = 1 to OUTx transition, V _{VM} = 12V, SLEW = 10b (SPI Variant) or SLEW pin to Hi-Z (HW Variant)		550	950	ns
		INHx = 1 to OUTx transition, V _{VM} = 12V, SLEW = 11b (SPI Variant) or SLEW pin tied to AVDD (HW Variant)		500	910	ns
t _{MIN_PULSE}	Minimum output pulse width	SLEW = 11b	500			ns
CURRENT	SENSE AMPLIFIER					
		CSA_GAIN = 00 (SPI Variant) or GAIN pin tied to AGND (HW Variant)		0.25		V/A
G _{CSA}	Current sense gain (SPI Device)	$CSA_GAIN = 01$ (SPI Variant) or $GAIN$ pin to 47 k Ω +/- 5% tied to GND (HW Variant)		0.5		V/A
		CSA_GAIN = 10 (SPI Variant) or GAIN pin to Hi-Z (HW Variant)		1		V/A
		CSA_GAIN = 11 (SPI Variant) or GAIN pin tied to AVDD (HW Variant)		2		V/A
		T _J = 25°C, I _{PHASE} < 2.5 A, VM ≥ 6V	-5		4	%
G _{CSA_ERR}	Current sense gain error	T _J = 25°C, I _{PHASE} > 2.5 A, VM ≥ 6V	-5		5	%
	Current sense gain error	I _{PHASE} < 2.5 A, VM ≥ 6V	-5.5		5.5	%
		I _{PHASE} > 2.5 A, VM ≥ 6V	-7		7	%
IMATO:	Current sense gain error matching	T _J = 25°C	- 5		5	%
Iматсн	between phases A, B and C		- 5		5	%
FS _{POS}	Full scale positive current measurement		5			Α
FS _{NEG}	Full scale negative current measurement				-5	Α



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{LINEAR}	SOX output voltage linear range		0.25		V _{CSAREF} – 0.25	V
		T _J = 25°C, Phase current = 0 A, G _{CSA} = 0.25 V/A	-50	-	50	mA
	Current sense offset low side current in	T _J = 25°C, Phase current = 0 A, G _{CSA} = 0.5 V/A	-50		50	mA
I _{OFFSET_RT}	(Room Temperature)	T _J = 25°C, Phase current = 0 A, G _{CSA} = 1 V/A	-30		30	mA
		T _J = 25°C, Phase current = 0 A, G _{CSA} = 2 V/A	-30		30	mA
		Phase current = 0 A, G _{CSA} = 0.25 V/A	-70		70	mA
l	Current sense offset referred to low side	Phase current = 0 A, G _{CSA} = 0.5 V/A	-50		50	mA
OFFSET	current in	Phase current = 0 A, G _{CSA} = 1 V/A	-50		50	mA
		Phase current = 0 A, G _{CSA} = 2 V/A	-50		50	mA
		Step on SOx = 1.2 V, G _{CSA} = 0.25 V/A			1	μs
t	Settling time to ±1%, 30 pF on SOx pin	Step on SOx = 1.2 V, G _{CSA} = 0.5 V/A			1	μs
t _{SET}	Jetting time to 1170, 30 pr on 30x pin	Step on SOx = 1.2 V, G _{CSA} = 1 V/A			1	μs
		Step on SOx = 1.2 V, G _{CSA} = 2 V/A			1	μs
V _{DRIFT}	Drift offset	Phase current = 0 A	-150		150	µA/°C
I _{CSAREF}	CSAREF input current	CSAREF = 3.0 V		1.7	3	mA
PROTECTIO	ON CIRCUITS					
\/	Country and an artist are leaders to (11)/1 O	VM rising	2.6	2.7	2.8	V
V_{UVLO}	Supply undervoltage lockout (UVLO)	VM falling	2.5	2.6	2.7	V
V _{UVLO_HYS}	Supply undervoltage lockout hysteresis	Rising to falling threshold	60	125	210	mV
t _{UVLO}	Supply undervoltage deglitch time		5	7.5	13	μs
	AVDD supply input undervoltage lockout	VIN_AVDD rising	2.6	2.7	2.8	V
$V_{VINAVDD_UV}$	(VINAVDD_UV)	VIN_AVDD falling	2.5	2.6	2.7	V
V _{VINAVDD_UV} _HYS	AVDD supply input undervoltage lockout hysteresis	Rising to falling threshold	100	125	150	mV
t _{VINAVDD_UV}	AVDD supply input undervoltage deglitch time		2.5	4	5	μs
\ /	Charge pump undervoltage lockout	V _{CP} rising	2	2.3	2.5	V
V _{CPUV}	(voltage with respect to VM)	V _{CP} falling	2	2.2	2.4	V
V _{CPUV_HYS}	Charge pump undervoltage lockout hysteresis	Rising to falling threshold	65	100	125	mV
t _{CPUV}	Charge pump undervoltage lockout deglitch time			0.2	0.5	μs
V _{CSAREF_UV}	CSA reference undervoltage lockout	V _{CSAREF} rising	1.68	1.8	1.95	V
V _{CSAREF_UV}	CSA reference undervoltage lockout	V _{CSAREF} falling	1.6	1.7	1.85	V
V _{CSAREF} UV_HYS	CSA reference undervoltage lockout hysteresis	Rising to falling threshold	70	90	110	mV
		V _{AVDD} rising	1.8	2	2.2	V
V_{AVDD_UV}	Analog regulator undervoltage lockout	V _{AVDD} falling	1.7	1.8	1.95	V
1	Oversument protection trip point	OCP_LVL = 0 (SPI Variant) or MODE pin tied to AGND or MODE pin to Hi-Z (HW Variant)	5.8	9	11.5	Α
I _{OCP}	Overcurrent protection trip point	OCP_LVL = 1 (SPI Variant) or MODE pin tied to AVDD or MODE pin 47 k Ω +/- 5% tied to AGND (HW Variant)	3.4	5	7.5	Α



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		OCP_TBLANK = 00b		0.2		μs
t _{BLANK}	Overcurrent protection blanking time	OCP_TBLANK = 01b		0.5		μs
^L BLANK	(SPI Variant)	OCP_TBLANK = 10b		0.8		μs
		OCP_TBLANK = 10b		1		μs
t _{BLANK}	Overcurrent protection blanking time (HW Variant)			0.2		μs
		OCP_DEG = 00b		0.2		μs
	Overcurrent protection deglitch time (SPI	OCP_DEG = 01b		0.5		μs
t _{OCP_DEG}	Variant)	OCP_DEG = 10b		0.8		μs
		OCP_DEG = 11b		1		μs
t _{OCP_DEG}	Overcurrent protection deglitch time (HW Variant)			1		μs
	Overcurrent protection retry time (SPI	FAST_RETRY = 00b	0.24	0.5	0.65	ms
		FAST_RETRY = 01b	0.7	1	1.2	ms
		FAST_RETRY = 10b	1.6	2	2.2	ms
•		FAST_RETRY = 11b	4.4	5	5.3	ms
t _{RETRY}	Variant)	SLOW_RETRY = 00b	390	500	525	ms
		SLOW_RETRY = 01b	840	1000	1050	ms
		SLOW_RETRY = 10b	1700	2000	2200	ms
		SLOW_RETRY = 11b	4400	5000	5400	ms
t _{RETRY}	Overcurrent protection retry time (HW Variant)			5		ms
T _{OTW}	Thermal warning temperature	Die temperature (T _J) Rising	170	178	185	°C
T _{OTW_HYS}	Thermal warning hysteresis	Die temperature (T _J)		25	30	°C
T _{TSD}	Thermal shutdown temperature	Die temperature (T _J) Rising	180	190	200	°C
T _{TSD_HYS}	Thermal shutdown hysteresis	Die temperature (T _J)		25	30	°C
T _{TSD}	Thermal shutdown temperature (LDO)	Die temperature (T _J) Rising	180	190	200	°C
T _{TSD_HYS}	Thermal shutdown hysteresis (LDO)	Die temperature (T _J)		25	30	°C



PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
PWM OU	TPUT ACCURACY (tSPI)				
R _{PWM}	Output PWM Resolution	PWM FREQUENCY = 20 kHz		10	bits
		V _{VM} < 4.5V, PWM_SYNC and Clock Tuning Disabled	-7.5		%
		V _{VM} > 4.5V, PWM_SYNC and Clock Tuning Disabled	-4	4	%
		PWM_SYNC Enabled and Clock Tuning Disabled	-1	1	%
A _{PWM}	Output PWM Accuracy	PWM_SYNC Disabled and SPISYNC_ACRCY = 11b	-2	2	%
		PWM_SYNC Disabled and SPISYNC_ACRCY = 10b	-1	1	%
		PWM_SYNC Disabled and SPISYNC_ACRCY = 01b	-1	1	%
		PWM_SYNC Disabled and SPISYNC_ACRCY = 00b	-1	1	%

6.6 SPI Timing Requirements

		MIN	NOM	MAX	UNIT
t _{READY}	SPI ready after power up			1	ms
t _{HI_nSCS}	nSCS minimum high time	300			ns
t _{SU_nSCS}	nSCS input setup time	25			ns
t _{HD_nSCS}	nSCS input hold time	25			ns
t _{SCLK}	SCLK minimum period	100			ns
t _{SCLKH}	SCLK minimum high time	50			ns
t _{SCLKL}	SCLK minimum low time	50			ns
t _{SU_SDI}	SDI input data setup time	25			ns
t _{HD_SDI}	SDI input data hold time	25			ns
t _{DLY_SDO}	SDO output data delay time			75	ns
t _{EN_SDO}	SDO enable delay time			65	ns
t _{DIS_SDO}	SDO disable delay time			50	ns

Product Folder Links: DRV8311-Q1



6.7 SPI Secondary Device Mode Timings




Figure 6-1. SPI Secondary Device Mode Timing Diagram



6.8 Typical Characteristics




Figure 6-2. R_{DS(ON)} (high and low side combined) for MOSFETs over temperature, VM ≥ 6V




Figure 6-3. Operating mode current over supply voltage




Figure 6-4. Sleep current over supply voltage




Figure 6-5. AVDD regulator output voltage over load current

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



7 Detailed Description

7.1 Overview

The DRV8311-Q1 is an integrated MOSFET drivers for 3-phase motor-drive applications. The combined high-side and low-side FET's on-state resistance is 210-m Ω typical. The device reduces system component count, cost, and complexity by integrating three half-bridge MOSFETs, gate drivers, charge pump, current sense amplifier and linear regulator for an external load. For the DRV8311S-Q1, a standard serial peripheral interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic information through an external controller. For the DRV8311H-Q1, a hardware interface (H/W) allows for configuring the most commonly used settings through fixed external resistors. For the DRV8311P-Q1, Texas Instruments SPI (tSPI) provides the ability to configure various device settings and adjust the PWM duty cycle and frequency to control multiple motors at a time.

The architecture uses an internal state machine to protect against short-circuit events, and protect against dV/dt parasitic turn on of the internal power MOSFETs.

The DRV8311-Q1 device integrates three bidirectional low side current-shunt amplifiers for monitoring the current through each of the half-bridges using a built-in current sense and no external current sense resistors are needed. The gain setting of the shunt amplifier can be adjusted through the SPI, tSPI or hardware interface.

In addition to the high level of device integration, the DRV8311-Q1 device provides a wide range of integrated protection features. These features include power supply undervoltage lockout (UVLO), charge pump undervoltage lockout (CPUV), overcurrent protection (OCP), AVDD undervoltage lockout (AVDD_UV) and overtemperature shutdown (OTW and OTSD). Fault events are indicated by the nFAULT pin with detailed information available in the registers on the SPI and tSPI device versions.

The DRV8311-Q1 devices are available in 0.4-mm pin pitch, WQFN surface-mount packages. The WQFN package size is 3.00 mm × 3.00 mm.



7.2 Functional Block Diagram




Figure 7-1. DRV8311S-Q1 Block Diagram






Figure 7-2. DRV8311H-Q1 Block Diagram




Figure 7-3. DRV8311P-Q1 Block Diagram

7.3 Feature Description

Table 7-1 lists the recommended values of the external components for the driver.

Table 7-1. DRV8311-Q1 External Components

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	PGND	X5R or X7R, 0.1-μF, VM-rated capacitor
C _{VM2}	VM	PGND	≥ 10-µF, VM-rated electrolytic capacitor
C _{VIN_AVDD1}	VIN_AVDD	AGND	X5R or X7R, 0.1-µF, VIN_AVDD-rated capacitor
C _{VIN_AVDD2}	VIN_AVDD	AGND	≥ 10-µF, VIN_AVDD-rated capacitor
C _{CP}	СР	VM	X5R or X7R, 16-V, 0.1-μF capacitor
C _{AVDD}	AVDD	AGND	X5R or X7R, 0.7 to 7-μF, 6.3-V capacitor
R _{nFAULT}	AVDD	nFAULT	5.1-kΩ, Pullup resistor
R _{SDO}	AVDD	SDO	5.1-kΩ, Pullup resistor (Optional)
R _{MODE}	MODE	AGND or AVDD	Section 7.3.3.2
R _{SLEW}	SLEW	AGND or AVDD	Section 7.3.3.2
R _{GAIN}	GAIN	AGND or AVDD	Section 7.3.3.2
C _{CSAREF}	CSAREF	AGND	X5R or X7R, 0.1-μF, CSAREF-rated capacitor

7.3.1 Output Stage

The DRV8311-Q1 devices consist of integrated NMOS MOSFETs connected in a three-phase bridge configuration. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS MOSFETs across a wide operating voltage range in addition to providing 100% duty-cycle support. An internal linear regulator operating from the VM supply provides the gate-bias voltage (VLS) for the low-side MOSFETs.

7.3.2 Control Modes

The devices provides three different control modes to support various commutation and control methods. Table 7-2 shows the various modes of the device.

Table 7-2. PWM Control Modes

MODE Type	MODE Pin (DRV8311H- Q1)	MODE Bits (DRV8311S- Q1)	MODE Bits (DRV8311P- Q1)	MODE
Mode 1	Mode pin tied to AGND or Mode pin to 47 kΩ tied to AGND	PWM_MODE = 00b or PWM_MODE = 01b	NA	6x Mode
Mode 2	Mode pin Hi-Z or Mode pin tied to AVDD	PWM_MODE = 10b	NA	3x Mode
Mode 3	NA	PWM_MODE = 11b	PWM_MODE = 11b	PWM Generation Mode

Note

Texas Instruments do not recommend changing the MODE pin or MODE register during power up of the device (i.e. during tWAKE). The MODE setting on DRV8311H-Q1 is latched at power up, so set nSLEEP = 0 before changing the MODE pin configuration on the DRV8311H-Q1. In DRV8311S-Q1, set all INHx and INLx pins to logic low before changing the MODE register.



7.3.2.1 6x PWM Mode (DRV8311S-Q1 and DRV8311H-Q1 variants only)

In 6x PWM mode, each half-bridge supports three output states: low, high, or high-impedance (Hi-Z). To configure DRV8311H-Q1 in 6x PWM mode, connect the MODE pin to AGND or connect the MODE pin to 47 k Ω tied to AGND. To enable 6x PWM mode in DRV8311S-Q1 configure the MODE bits with PWM_MODE = 00b or 01b. The corresponding INHx and INLx signals control the output state as listed in Table 7-3.

Table 7-3. 6x PWM Mode Truth Table

INLx	INHx	OUTx
0	0	Hi-Z
0	1	Н
1	0	L
1	1	Hi-Z

Figure 7-4 shows the application diagram configured in 6x PWM mode.




Figure 7-4. 6x PWM Mode

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



7.3.2.2 3x PWM Mode (DRV8311S-Q1 and DRV8311H-Q1 variants only)

In 3x PWM mode, the INHx pin controls each half-bridge and supports two output states: low or high. To configure DRV8311H-Q1 in 3x PWM mode, connect the MODE pin to AVDD or keep the MODE pin to Hi-Z. To enable 3x PWM mode in DRV8311S-Q1 configure the MODE bits with PWM MODE = 10b. The INLx pin is used to put the half bridge in the Hi-Z state. If the Hi-Z state is not required, tie all INLx pins to logic high (for example, by tying them to AVDD). The corresponding INHx and INLx signals control the output state as listed in Table 7-4.

Table 7-4. 3x PWM Mode Truth Table

INLx	INHx	OUTx
0	X	Hi-Z
1	0	L
1	1	Н

Figure 7-5 shows the typical application diagram configured in 3x PWM mode.




Figure 7-5. 3x PWM Mode

7.3.2.3 PWM Generation Mode (DRV8311S-Q1 and DRV8311P-Q1 Variants)

In PWM generation mode, the PWM signals are generated internally in the DRV8311-Q1 and can be controlled via a SPI (DRV8311S-Q1) or tSPI (DRV8311P-Q1) register read/write. This operation mode removes the need for controlling the motor through the INHx and INLx pins. The PWM period, frequency, and duty cycle for each phase can be configured over the serial interface. A PWM_SYNC pin functionality allows synchronization between the MCU and DRV8311P/S-Q1. The PWM modes can be configured to enable or disable the high-side or low-side MOSFET PWM control for each phase to allow for continuous or discontinuous switching whenever required. When using the DRV8311S-Q1 in PWM Generation mode, connect the PWM_SYNC signal from MCU to the INLB pin of DRV8311S-Q1. The DRV8311S-Q1 does not care about the state of all other INHx and INLx pins in this mode. Trapezoidal, sinusoidal, and FOC control are all possible using PWM generation mode.




Figure 7-6. PWM Generation Mode - DRV8311P-Q1






Figure 7-7. PWM Generation Mode - DRV8311S-Q1

PWM generation mode has three different options: up/down mode, up mode, and down mode. The PWM generation mode can be configured using PWMCNTR_MODE bits in the PWMG_CTRL register. The duty cycle defined by the PWM_DUTY_OUTx bits in the PWMG_x_DUTY register (x for each phase A, B, C) of each phase is compared against the reference counter signal to generate the high side MOSFET PWM. The PWM generation uses a reference counter signal generated internally based on the configuration of PWM_PRD_OUT bits (PWMG_PERIOD register) and PWMCNTR_MODE bits. If PWM_EN bit is high, the high side MOSFET PWM output is high when PWM_DUTY_OUTx is greater than the reference counter. For PWM_EN being low, the output is always held low. To achieve 100% duty cycle for the high side MOSFET [HS_ON for entire cycle], the PWM_DUTY_OUTx value must be higher than the PWM_PRD_OUT_value.

In up/down mode [PWMCNTR_MODE = 0h], the reference counter waveform resembles a V shape, counting down from the PWM_PRD_OUT value when enabled and then counting up again once counter reaches zero. Configure the PWM_PRD_OUT bits to generate a PWM frequency (F_{PWM}) using the relation PWM_PRD_OUT = 0.5 x (F_{SYS} / F_{PWM}). F_{SYS} is the internal system clock frequency (approximately 20MHz) of DRV8311P-Q1 and DRV8311S-Q1.






Figure 7-8. PWM Generation - Up/Down Mode

In up mode [PWMCNTR_MODE = 1h], the counter counts up from zero until the counter reaches the PWM_PRD_OUT value and then resets to zero. $PWM_PRD_OUT = F_{SYS}/F_{PWM}$




Figure 7-9. PWM Generation - Up Mode

In down mode [PWMCNTR_MODE = 2h], the counter counts down from the PWM_PRD_OUT value until the counter reaches zero and then resets to PWM_PRD_OUT value. PWM_PRD_OUT = F_{SYS}/F_{PWM}




Figure 7-10. PWM Generation - Down Mode

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



The dead time configured by the TDEAD_CTRL register is inserted between the LS_ON falling edge and the HS_ON rising edge as well as between HS_ON falling edge and LS_ON rising edge.

PWM Synchronization in PWM Generation Mode

When there is no dedicated INHx or INLx control signals, the external MCU can lose synchronization with PWM signal generated by the DRV8311-Q1. For synchronization, the external MCU sends one reference signal to the PWM_SYNC pin. PWM synchronization helps to generate the DRV8311-Q1 PWM output with the accuracy of the MCU clock and aligns PWM outputs with the MCU's ADC sampling the current sense outputs. The PWM_SYNC signal can also help to measure the DRV8311-Q1 internal oscillator frequency. DRV8311-Q1 also support auto-calibration of internal oscillator to calibrate the oscillator at 20MHz regardless of operating conditions. The DRV8311-Q1 allows five different methods of synchronizing between MCU and DRV8311-Q1 by configuring the PWM_OSC_SYNC bits of PWMG_CTRL register. The different synchronization methods are outlined below.

PWM_OSC_SYNC = 1h: The DRV8311-Q1 measures the PWM_SYNC signal period (PWM_SYNC_PRD) in counts of DRV8311-Q1 system clock F_{SYS} (approximately 20MHz). The MCU reads the register PWM_SYNC_PRD and can calibrate the PWM period. For example, assume that the MCU generate a 50% duty PWM_SYNC signal using an MCU timer with a period count of N and clock frequency F_{MCU} . The MCU read the PWM_SYNC_PERIOD register value say M, generated by DRV8311-Q1. The DRV8311-Q1 generates the PWM_SYNC_PERIOD using the DRV8311-Q1 system clock F_{SYS} (DRV). Now the MCU timer clock and the DRV8311-Q1 system clock are related by the equation $F_{MCU} \times M = F_{SYS}$ (DRV) $\times N$.

The PWM_SYNC_PRD is 12bit and with DRV8311-Q1 internal system clock of approximately 20MHz, the minimum PWM_SYNC frequency that can be read without saturation is approximately 4.885 kHz (F_{SYS}/4095).

PWM_OSC_SYNC = 2h: The PWM_SYNC signal from the MCU is used to set the PWM period of DRV8311-Q1 and PWMG_PERIOD register setting is ignored. DRV8311-Q1 resets the PWM counter on rising edge of the PWM SYNC.




Figure 7-11. PWM Synchronization in Up/down Mode (PWM_OSC_SYNC = 2h)






Figure 7-12. PWM Synchronization in Up Mode (PWM_OSC_SYNC = 2h)




Figure 7-13. PWM Synchronization in Down Mode (PWM OSC SYNC = 2h)

PWM_OSC_SYNC = 5h: PWM_SYNC is used for DRV8311-Q1 internal oscillator synchronization (only 20 kHz frequency supported). For a PWM_SYNC signal of 20kHz, DRV8311-Q1 counts the number of internal system oscillator clock pulses between the rising edges of PWM_SYNC signal. For DRV8311-Q1 system clock at 20MHz, the number of clock pulses are expected to be 1000 in the desired case. Deviation from this number implies an error in either the oscillator frequency generated by DRV8311-Q1 or the PWM_SYNC frequency from the MCU. The PWM_SYNC frequency from MCU is assumed accurate and DRV8311-Q1 does oscillator calibration internally to calibrate the frequency at 20MHz and hence align PWM frequency generated with PWM_SYNC.

PWM_OSC_SYNC = 6h: PWM_SYNC is used for DRV8311-Q1 internal system oscillator calibration and setting PWM period (only 20 kHz frequency supported). The PWMG_PERIOD register setting is ignored. DRV8311-Q1 resets the PWM reference counter on rising edge of the PWM SYNC.

PWM_OSC_SYNC = 7h: The SPI Clock pin SCLK is used for the DRV8311-Q1 internal system oscillator calibration to 20MHz. In this mode, the user has to configure the SPI clock frequency for synchronizing the

oscillator (SPICLK_FREQ_SYNC) and the number of SPI clock cycles required for synchronizing the oscillator (SPISYNC_ACRCY) by configuring the PWMG_CTRL Register. The DRV8311-Q1 measures the total time for the entire SPI clock cycles (configured by SPISYNC_ACRCY) in counts of DRV8311-Q1 internal system clock F_{SYS} and calibrates the internal system clock to match the counts expected for 20MHz frequency. The DRV8311-Q1 system oscillator frequency accuracy after calibration compared to 20MHz depends on the configuration of SPISYNC_ACRCY.

7.3.3 Device Interface Modes

The family of devices supports three different interface modes (SPI, tSPI and hardware) to offer either increased simplicity (hardware interface) or greater flexibility and diagnostics (SPI). The SPI and hardware interface modes share the same four pins, allowing the different versions to be pin-to-pin compatible. Designers are encouraged to evaluate with the SPI version due to ease of changing settings, and can consider switching to the hardware interface with minimal modifications to the design.

7.3.3.1 Serial Peripheral Interface (SPI)

The SPI/tSPI devices support a serial communication bus that lets an external controller send and receive data with the DRV8311P-Q1 and DRV8311S-Q1. This support allows the external controller to configure device settings and read detailed fault information. The interface is a four wire interface using the SCLK, SDI, SDO, and nSCS pins which are described as follows:

- The SCLK (serial clock) pin is an input that accepts a clock signal to determine when data is captured and propagated on the SDI and SDO pins.
- The SDI (serial data in) pin is the data input.
- The SDO (serial data out) pin is the data output.
- The nSCS (serial chip select) pin is the chip select input. A logic low signal on this pin enables SPI communication with DRV8311-Q1.

For more information on the SPI, see Section 7.5.

7.3.3.2 Hardware Interface

Hardware interface devices omit the four SPI pins and in their place have nSLEEP pin and three resistor-configurable inputs which are GAIN, SLEW and MODE.


Common device settings can be adjusted on the hardware interface by tying the pin logic low, logic high, or pulling up or pulling down with a resistor. Fault conditions are reported on the nFAULT pin, but detailed diagnostic information is not available.

- The GAIN pin configures the gain of the current sense amplifier.
- The SLEW pin configures the slew rate of the output voltage to motor.
- The MODE pin configures the PWM control mode and OCP level.

For more information on the hardware interface, see Section 7.3.9.

Table 7-5. Hardware Pins Decode

Configuration	GAIN	SLEW	MODE
Pin tied to AGND	0.25 V/A	35 V/us	6x PWM Mode and 9A OCP Level
Pin to 47 kΩ tied to AGND	0.5 V/A	75 V/us	6x PWM Mode and 5A OCP Level
Pin to Hi-Z	1 V/A	180 V/us	3x PWM Mode and 9A OCP Level
Pin tied to AVDD	2 V/A	230 V/us	3x PWM Mode and 5A OCP Level








Figure 7-15. DRV8311H-Q1 Hardware Interface



7.3.4 AVDD Linear Voltage Regulator

A 3.3-V, 100mA linear regulator is integrated into the DRV8311-Q1 family of devices and is available to power external circuits. The AVDD regulator is used for powering up the internal digital functions of the DRV8311-Q1 and can also provide the supply voltage for a low-power MCU or another circuitry up to 100 mA. The output of the AVDD regulator is bypassed near the AVDD and AGND pins with a X5R or X7R, up to $4.7\mu F$, 6.3V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is 3.3V.




Figure 7-16. AVDD Linear Regulator Block Diagram

Use Equation 1 to calculate the power dissipated in the device by the AVDD linear regulator.

$$P = (V_{VIN AVDD} - V_{AVDD}) \times I_{AVDD}$$
 (1)

The supply input voltage for AVDD regulator (VIN_AVDD) can be same as VM supply voltage, or lower or higher than VM supply voltage.



7.3.5 Charge Pump

Because the output stages use N-channel FETs, the DRV8311-Q1 device requires a gate-drive voltage higher than the VM power supply to enhance the high-side FETs fully. The device integrates a charge pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires a single external capacitor for operation. See Table 7-1 for details on the capacitor value.

The charge pump shuts down when nSLEEP is low.




Figure 7-17. The Charge Pump

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.3.6 Slew Rate Control

An adjustable gate-drive current control to the MOSFETs allows for easy slew rate control. The MOSFET VDS slew rates are a critical factor for optimizing radiated emissions, energy and duration of diode recovery spikes and switching voltage transients related to parasitic. These slew rates are predominantly determined by the rate of gate charge to internal MOSFETs as shown in Figure 7-18.




Figure 7-18. Slew Rate Circuit Implementation

The slew rate of each half-bridge can be adjusted by SLEW pin in hardware device variant or by using SLEW register settings in SPI device variant. The slew rate is calculated by the rise-time and fall-time of the voltage on OUTx pin as shown in Figure 7-19.




Figure 7-19. Slew Rate Timings

7.3.7 Cross Conduction (Dead Time)

The device is fully protected from cross conduction of MOSFETs. The high-side and low-side MOSFETs are operated to avoid any shoot through currents by inserting a dead time (t_{DEAD}). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and maintained that VGS of high-side MOSFET has reached below turn-off levels before switching on the low-side MOSFET of same half-bridge as shown in Figure 7-20 and Figure 7-21. The VGS of the high-side and low-side MOSFETs (VGS_HS and VGS_LS) shown in Figure 7-21 are the device internal signals.




Figure 7-20. Cross Conduction Protection




Figure 7-21. Dead Time



7.3.8 Propagation Delay

The propagation delay time (t_{pd}) is measured as the time between an input logic edge to change in OUTx voltage. The propagation delay time includes the input deglitch delay, analog driver delay, and depends on the slew rate setting . The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes, a small digital delay is added as the input command propagates through the device.




Figure 7-22. Propagation Delay



7.3.9 Pin Diagrams

This section presents the I/O structure of all digital input and output pins.

7.3.9.1 Logic Level Input Pin (Internal Pulldown)

Figure 7-23 shows the input structure for the logic levels pins INHx, INLx, nSLEEP, SCLK and SDI. The input can be driven with an external resistor to GND or an external logic voltage supply.TI recommends to pull these pins low in device sleep mode to reduce leakage current through the internal pull-down resistors.




Figure 7-23. Logic-Level Input Pin Structure

7.3.9.2 Logic Level Input Pin (Internal Pullup)

Figure 7-24 shows the input structure for the logic level pin nSCS. The input can be driven with an external resistor to GND or an external logic voltage supply.




Figure 7-24. nSCS Input Pin Structure

7.3.9.3 Open Drain Pin

36

Figure 7-25 shows the structure of the open-drain output pin nFAULT. The open-drain output requires an external pullup resistor to a logic voltage supply to function properly.




Figure 7-25. Open Drain Output Pin Structure

Submit Document Feedback Product Folder Links: DRV8311-Q1

7.3.9.4 Push Pull Pin

Figure 7-26 shows the structure of the push-pull pin SDO.




Figure 7-26. Push-Pull Output Pin Structure

7.3.9.5 Four Level Input Pin

Figure 7-27 shows the structure of the four level input pins GAIN, MODE and SLEW on hardware interface devices. The input can be set by tying the pin to AGND or AVDD, leaving the pin unconnected, or connecting an external resistor from the pin to ground.




Figure 7-27. Four Level Input Pin Structure

7.3.10 Current Sense Amplifiers

The device integrate three high-performance low-side current sense amplifiers for current measurements using built-in current sense. Low-side current measurements are commonly used to implement overcurrent protection, external torque control, or brushless DC commutation with the external controller. All three amplifiers can be used to sense the current in each of the half-bridge legs (low-side MOSFETs). The current sense amplifiers include features such as programmable gain and an external voltage reference (VREF) provided on the pin CSAREF.

7.3.10.1 Current Sense Amplifier Operation

The SOx pin on the device outputs an analog voltage proportional to current flowing in the low side FETs (I_{OUTx}) multiplied by the gain setting (G_{CSA}). The gain setting is adjustable between four different levels which can be set by the GAIN pin (hardware device variant) or the CSA_GAIN bits (SPI or tSPI device variant).

Figure 7-28 shows the internal architecture of the current sense amplifiers. The current sense is implemented with a sense FET on each low-side FET of the device. This current information is converted in to a voltage, which generates the CSA output voltage on the SOx pin, based on the voltage on the CSAREF pin (VREF) and the gain setting. The CSA output voltage can be calculated using Equation 2




Figure 7-28. Integrated Current Sense Amplifier

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



Figure 7-29 and Figure 7-30 show the details of the amplifier operational range. In bi-directional operation, the amplifier output for 0-V input is set at VREF/2. Any change in the differential input results in a corresponding change in the output times the G_{CSA} factor. The amplifier has a defined linear region in which the amplifier can maintain operation.




Figure 7-29. Bidirectional Current Sense Output




Figure 7-30. Bidirectional Current Sense Regions

Note

The current sense amplifiers uses the external voltage reference (VREF) provided at the CSAREF pin.

7.3.10.2 Current Sense Amplifier Offset Correction

CSA output has an offset induced due to ground differences between the sense FET and output FET. When running trapezoidal control or another single-shunt based control (sensored sine, for example) this CSA offset has no impact to operation. When running sensorless sinusoidal or FOC control where two or three current sense are required, some current distortion and noise can occur unless the user implements the corrective action below.



Corrective Action: Implement the below equations in firmware to correct for any current induced offset:

1. When all three current sense amplifiers are used:

$$i_a = 1.001152*i_{a_sensed} - 0.003375*i_{b_sensed} - 0.003103*i_{c_sensed}$$
 (3)

$$i_b = 0.002369*i_{a_{sensed}} + 1.000665*i_{b_sensed} - 0.019126*i_{c_sensed}$$
 (4)

$$i_c = 0.001234*i_{a_{sensed}} + 0.001595*i_{b_{sensed}} + 0.998166*i_{c_sensed}$$
 (5)

- 2. When only two of the three current sense amplifiers are used:
 - a. Current sensed in phases A & B:

$$i_a = 1.004346*i_{a_sensed} - 0.000199*i_{b_sensed}$$
 (6)

$$i_b = 0.022060*i_{a_{Sensed}} + 1.020405*i_{b_sensed}$$
 (7)

$$i_c = -\left(i_a + i_b\right) \tag{8}$$

b. Current sensed in phases B & C:

$$i_b = 0.998309*i_{b_sensed} - 0.021427*i_{c_sensed}$$
 (9)

$$i_c = 0.000368*i_{b_{sensed}} + 0.996967*i_{c_sensed}$$
 (10)

$$i_a = -(i_b + i_c) \tag{11}$$

c. Current sensed in phases C & A

$$i_a = 1.004547*i_{a_{sensed}} + 0.000195*i_{c_sensed}$$
 (12)

$$i_c = 0.000371*i_{a_{sensed}} + 0.996975*i_{c_sensed}$$
 (13)

$$i_b = -\left(i_a + i_c\right) \tag{14}$$



7.3.11 Protections

The device is protected against VM, VIN_AVDD, AVDD and CP undervoltage, overcurrent and thermal events. Table 7-6 summarizes various faults details.

Table 7-6. Fault Action and Response

FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
VM undervoltage (NPOR)	V _{VM} < V _{UVLO}	-	_	Hi-Z	Disabled	Automatic: V _{VM} > V _{UVLO_R} CLR_FLT, nSLEEP Reset Pulse (NPOR bit)
VINAVDD undervoltage (VINAVDD_UV)	V _{VINAVDD} < V _{VINAVDD_UV}	_	nFAULT	Hi-Z	Active (SPI disabled)	Configured using UVP_MODE
AVDD undervoltage (AVDD_UV)	V _{AVDD} < V _{AVDD_UV}	_	nFAULT	Hi-Z	Active (SPI disabled)	Configured using UVP_MODE
Charge pump undervoltage (CP_UV)	V _{CP} < V _{CPUV}	_	nFAULT	Hi-Z	Active	Configured using UVP_MODE
CSAREF undervoltage	V _{CSAREF} < V _{CSAREF} uv	CSAREFUV_EN= 1b	nFAULT	Active (CSA disabled)	Active	Configured using UVP_MODE
(CSAREF_UV)		CSAREFUV_EN= 0b	None	Active	Active	No Action
		OCP_MODE = 000b	nFAULT	Hi-Z	Active	Automatic Retry: SLOW_TRETRY
Overcurrent		OCP_MODE = 001b	nFAULT	Hi-Z	Active	Automatic Retry: FAST_TRETRY
protection (OCP)	I _{PHASE} > I _{OCP}	OCP_MODE = 010b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, nSLEEP Reset Pulse
		OCP_MODE = 011b	nFAULT	Active	Active	No action
		OCP_MODE = 111b	None	Active	Active	No action
SPI fault	SCLK fault and ADDR	SPIFLT_MODE = 0b	nFAULT	Active	Active	Automatic
(SPI_FLT)	fault	SPIFLT_MODE = 1b	None	Active	Active	No action
Thermal warning		OTW_EN = 0b	None	Active	Active	No action
(OTW)	$T_J > T_{OTW}$	OTW_EN = 1b	nFAULT	Active	Active	Automatic: T _J < T _{OTW} – T _{HYS}
Thermal shutdown	TNT	OTSD_MODE = 00b	nFAULT	Hi-Z	Active	Automatic SLOW_TRETRY after T _J < T _{OTSD} – T _{HYS}
(OTSD)	T _J > T _{OTSD}	OTSD_MODE = 01b	nFAULT	Hi-Z	Active	Automatic FAST_TRETRY after $T_J < T_{OTSD} - T_{HYS}$



7.3.11.1 VM Supply Undervoltage Lockout (NPOR)

If at any time the input supply voltage on the VM pin falls lower than the V_{UVLO} threshold (VM UVLO falling threshold), all of the integrated FETs, driver charge-pump and digital logic controller are disabled as shown in Figure 7-31. Normal operation resumes (driver operation) when the VM undervoltage condition is removed. The NPOR bit is reset and latched low in the device status (DEV_STS1) register once the device presumes VM. The NPOR bit remains in reset condition until cleared through the CLR FLT bit or an nSLEEP pin reset pulse (t_{RST}).




Figure 7-31. VM Supply Undervoltage Lockout

7.3.11.2 Under Voltage Protections (UVP)

Other than VM ULVO, the device have under voltage protections for VIN_AVDD, CSAREF, AVDD and CP pins. VINAVDD_UV, CP_UV and AVDD_UV under voltage protections are enabled and cannot be disabled, while CSAREF_UV is disabled by default and can be enabled in SPI variant by configuring CSAREFUV_EN in SYSF_CTRL register.

In hardware device variants, AVDD_UV, VINAVDD_UV, CP_UV protections are enabled, while CSAREF_UV is disabled and the t_{RETRY} is configured for fast automatic retry time to 5 ms.

 $t_{\mbox{\scriptsize RETRY}}$ configuration for SPI device variant for all UV protections

- Slow retry time SLOW_TRETRY can be used for t_{RETRY} period by configuring UVP_MODE to 000b
- Fast retry time FAST_TRETRY can be used for t_{RETRY} period by configuring UVP_MODE to 001b

VINAVDD Under Voltage Protections (VINAVDD_UV)

If at any time the voltage on VIN_AVDD pin falls lower than the $V_{VINAVDD_UV}$ threshold, all of the integrated FETs, SPI communication is disabled, nFAULT pin is driven low, FAULT and UVP in DEV_STS1 and VINAVDD_UV in SUP_STS are set high. Normal operation starts again automatically (driver operation, the nFAULT pin is released and VINAVDD_UV bit is cleared) after VIN_AVDD pin rises above the $V_{VINAVDD_UV}$ threshold and the t_{RETRY} time elapses. The FAULT and UVP bits stay latched high until a clear fault command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}).

AVDD Under Voltage Protections (AVDD_UV)

If at any time the voltage on AVDD pin falls lower than the $V_{\text{AVDD_UV}}$ threshold, all of the integrated FETs, SPI communication is disabled, nFAULT pin is driven low, FAULT and UVP in DEV_STS1 and AVDD_UV in SUP_STS are set high. Normal operation starts again automatically (driver operation, the nFAULT pin is released and AVDD_UV bit is cleared) after AVDD pin rises above the $V_{\text{AVDD_UV}}$ threshold and the t_{RETRY} time elapses. The FAULT and UVP bits stay latched high until a clear fault command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}).

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



CSAREF Under Voltage Protections (CSAREF_UV)

If at any time the voltage on CSAREF pin falls lower than the V_{CSAREF_UV} threshold, CSAREF_UV is recognized. CSA_UV can be enabled or disabled by configuring CSAREFUV_EN. When enabled, after CSAREF_UV event, CSA are disabled, nFAULT pin is driven low, FAULT and UVP in DEV_STS1 and CSAREF_UV in SUP_STS are set high. Normal operation starts again automatically (CSA operation, the nFAULT pin is released and CSAREF_UV bit is cleared) after CSAREF_UV condition is cleared and the t_{RETRY} time elapses. The FAULT and UVP bits stay latched high until a clear fault command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}).

Note

CSAREF_UV is disabled in hardware variant and by default in SPI variants

CP Under Voltage Protections (CP UV)

If at any time the voltage on CP pin falls lower than the V_{CP_UV} threshold, all of the integrated FETs and charge pump operation is disabled, nFAULT pin is driven low, FAULT and UVP in DEV_STS1 and CP_UV in SUP_STS are set high. Normal operation starts again automatically (driver and charge pump operation, the nFAULT pin is released and CP_UV bit is cleared) after CP pin rises above the V_{CP_UV} threshold and the t_{RETRY} time elapses. The FAULT and UVP bits stay latched high until a clear fault command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}).

7.3.11.3 Overcurrent Protection (OCP)

A MOSFET overcurrent event is sensed by monitoring the current flowing through FETs. If the current through a FET exceeds the I_{OCP} threshold for longer than the t_{OCP} deglitch time, a OCP event is recognized and action is done according to the OCP_MODE bit. In order to avoid false trigger of OCP during PWM transition due to ringing in phase voltage, there is t_{BLANK} blanking time applied at each edge of PWM signals in digital. During blanking time, OCP events are ignored.

On hardware device variants, the I_{OCP} threshold is 5A or 9A (typ) based on MODE pin, the t_{OCP_DEG} is fixed at 1-µs, t_{BLANK} is fixed at 0.2-µs and the OCP_MODE bit is configured with fast retry with 5-ms automatic retry. On SPI devices, the I_{OCP} threshold is set through the OCP_LVL, the t_{OCP_DEG} is set through the OCP_DEG, the t_{BLANK} is set through the OCP_TBLANK and the OCP_MODE bit can operate in four different modes: OCP latched shutdown, OCP automatic retry with fast and slow retry times, OCP report only, and OCP disabled.

7.3.11.3.1 OCP Latched Shutdown (OCP MODE = 010b)

After a OCP event in this mode, all MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, OCP, and corresponding FET's OCP bits are latched high in the SPI registers. Normal operation starts again (driver operation, FAULT, OCP, and corresponding FET's OCP bits are cleared and the nFAULT pin is released) when the OCP condition clears and a clear faults command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}).




Figure 7-32. Overcurrent Protection - Latched Shutdown Mode

7.3.11.3.2 OCP Automatic Retry (OCP_MODE = 000b or 001b)

After a OCP event in this mode, all the FETs are disabled and the nFAULT pin is driven low. The FAULT, OCP, and corresponding FET's OCP bits are set high in the SPI registers. Normal operation starts again automatically (driver operation, the nFAULT pin is released and corresponding FET's OCP bits are cleared) after the t_{RETRY} time elapses. The FAULT and OCP stays latched high until clear faults command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}).

t_{RETRY} configuration:

- Slow retry time SLOW_TRETRY can be used for t_{RETRY} period by configuring OCP_MODE to 000b
- Fast retry time FAST_TRETRY can be used for t_{RETRY} period by configuring OCP_MODE to 001b




Figure 7-33. Overcurrent Protection - Automatic Retry Mode



7.3.11.3.3 OCP Report Only (OCP_MODE = 011b)

No protective action occurs after a OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and setting the FAULT, OCP, and corresponding FET's OCP bits high in the SPI registers. The device continue to operate as usual. The external controller manages the overcurrent condition by acting appropriately. The reporting clears (nFAULT pin is released, FAULT, OCP, and corresponding FET's OCP bits are cleared) when the OCP condition clears and a clear faults command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}).

7.3.11.3.4 OCP Disabled (OCP MODE = 111b)

No action occurs after a OCP event in this mode.

7.3.11.4 Thermal Protections

The device has over temperature warning (OTW) and over temperature shutdown (OTSD) for over temperature events.

7.3.11.4.1 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning (T_{OTW}), the OT bit in the device status (DEV_STS1) register and OTW bit in the OT_STS status register is set. The reporting of OTW on the nFAULT pin can be enabled by setting the over-temperature warning reporting (OTW_EN) bit in the configuration control register. The device performs no additional action and continues to function. In this case, the nFAULT pin releases and OTW bit cleared when the die temperature decreases below the hysteresis point of the thermal warning (T_{OTW_HYS}). The OT bit remains latched until cleared through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}) and the die temperature is lower than thermal warning trip (T_{OTW}).

In hardware device variants, Over Temperature warning is not reported on nFAULT pin by default.

7.3.11.4.2 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown limit (T_{OTS}), all the FETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the FAULT and OT bit in the OT bit in the device status (DEV_STS1) register and OTSD bit in the OT_STS status register is set. Normal operation starts again (driver operation the nFAULT pin is released and OTSD bit cleared) when the overtemperature condition clears and after the t_{RETRY} time elapses. The OT and FAUTL bits stay latched high indicating that a thermal event occurred until a clear fault command is issued either through the CLR_FLT bit or an nSLEEP reset pulse (t_{RST}). This protection feature cannot be disabled.

On hardware device variants the t_{RETRY} period is fixed to fast retry time of 5ms

t_{RETRY} configuration for SPI device variant

- Slow retry time SLOW_TRETRY can be used for $t_{\mbox{\scriptsize RETRY}}$ period by configuring OTSD_MODE to 00b
- Fast retry time FAST_TRETRY can be used for t_{RETRY} period by configuring OTSD_MODE to 01b

7.4 Device Functional Modes

7.4.1 Functional Modes

7.4.1.1 Sleep Mode

The nSLEEP pin manages the state of the device. When the nSLEEP pin is low, the device goes to a low-power sleep mode. In sleep mode, all FETs are disabled, sense amplifiers are disabled, the charge pump is disabled, the AVDD regulator is disabled, and the SPI bus is disabled. The t_{SLEEP} time must elapse after a falling edge on the nSLEEP pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the nSLEEP pin is pulled high. The t_{WAKE} time must elapse before the device is ready for inputs.

In sleep mode and when $V_{VM} < V_{UVLO}$, all MOSFETs are disabled.

Note

During power up and power down of the device through the nSLEEP pin, the nFAULT pin is held low as the internal regulators are enabled or disabled. After the regulators have enabled or disabled, the nFAULT pin is automatically released. The duration that the nFAULT pin is low does not exceed the $t_{\rm SLEEP}$ or $t_{\rm WAKE}$ time.

7.4.1.2 Operating Mode

When the nSLEEP pin is high and the V_{VM} voltage is greater than the V_{UVLO} voltage, the device goes to operating mode. The t_{WAKE} time must elapse before the device is ready for inputs. In this mode the charge pump, AVDD regulator and SPI bus are active.

7.4.1.3 Fault Reset (CLR_FLT or nSLEEP Reset Pulse)

In the case of device latched faults, the devices goes to a partial shutdown state to help protect the power MOSFETs and system.

When the fault condition clears, the device can go to the operating state again by either setting the CLR_FLT SPI bit on SPI devices or issuing a reset pulse to the nSLEEP pin on either interface variant. The nSLEEP reset pulse (t_{RST}) consists of a high-to-low-to-high transition on the nSLEEP pin. The low period of the sequence falls with the t_{RST} time window or else the device starts the complete shutdown sequence. The reset pulse has no effect on any of the regulators, device settings, or other functional blocks

7.5 SPI Communication

7.5.1 Programming

7.5.1.1 SPI and tSPI Format

SPI Format - with Parity

The SDI input data word is 24 bits long and consists of the following format:

- 1 read or write bit, W (bit B23)
- 6 address bits, A (bits B22 through B17)
- Parity bit, P (bit B16)
- 15 data bits with 1 parity bit, D (bits B15 through B0)

The SDO output data word is 24 bits long. The most significant bits are status bits and the least significant 16 bits are the data content of the register being accessed.

Table 7-7. SDI Input Data Word Format for SPI

R/W	ADDRESS PAR ITY				PAR ITY		DATA																
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	В3	B2	B1	B0
W0	A5	A4	А3	A2	A1	A0	Р	Р	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table 7-8. SDO Output Data Word Format

	STATUS												DA	TA									
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	ВЗ	B2	B1	В0
S7	S6	S5	S4	S3	S2	S1	S0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

tSPI Format - with Parity

The SDI input data word is 32 bits long and consists of the following format:

- 1 read or write bit, W (bit B31)
- 4 secondary device ID bits, AD (bits B30 through B27)
- 8 address bits, A (bits B26 through B19)
- 2 reserved bits, 0 (bits B18, bit B17)
- Parity bit, P (bit B16)
- 15 data bits with 1 parity bit, D (bits B15 through B0)

The SDO output data word is 24 bits long. The first 8 bits are status bits and the last 16 bits are the data content of the register being accessed. The format is same as standard SPI shown in Table 7-8

Table 7-9. tSPI with Parity - SDI Input Data Word Format

R/W	Se	condary	device	ID	ADDRESS	0	0	PARITY	PARITY	DATA
B31	B30	B29	B28	B27	B26 - B19	B18	B17	B16	B15	B14 - B0
W0	0	0	AD1	AD0	A7 - A0	0	0	Р	Р	D14 - D0

The details of the bits used in SPI and tSPI frame format are detailed below.

Read/Write Bit (R/W): R/W (W0) bit being 0 indicates a SPI/tSPI Write transaction. For a read operation RW bit needs to be 1.

Secondary device ID Bits (AD): Each tSPI secondary device on the same chip select should have a unique identifier. Secondary device ID field is the 4-bit unique identifier of the tSPI secondary device. For a successful Read/Write transaction the secondary device ID field matches with the secondary device address. In DRV8311P/S-Q1 the two most significant bits of secondary device addresses are set to 00. The least two significant bits of the secondary device address can be configured using the AD1 and AD0 pins. The



secondary device address 15 (0xF) is reserved for general call, all the devices on the same bus accept a write operation when the secondary device ID field is set to 15. Hence the valid tSPI secondary device addresses for DRV8311P/S-Q1 range from 0 to 3 and 15 (general call address).

Address Bits (A): A tSPI secondary device takes 8-bit register address whereas SPI secondary device takes 6-bit register address. Each tSPI secondary device has two dedicated 8-bit address pointers, one for read and one for write. During a sequential read transaction, the read address pointer gets incremented automatically. During a sequential write transaction, both write address pointer and read address pointer will be incremented automatically.

Parity Bit (P): Both header and data fields of a SPI/tSPI input data frame include a parity bit for single bit error detection. The parity scheme used is even parity for example the number of ones in a block of 16-bits (including the parity bit) is even. Data is written to the internal registers only if the parity check is successful. During a read operation, the tSPI secondary device inserts a parity bit at the MSB of read data. Parity checks can be enabled or disabled by configuring the SPI PEN bit of SYS CTRL register. Parity checks are disabled by default.

Note

Though parity checks are disabled by default, TI recommends enabling parity checks to safeguard against single-bit errors.

Error Handling

Parity Error: Upon detecting a parity error, the secondary device responds in the following ways. Parity error gets latched and reported on nFAULT. The error status is available for read on SPI_PARITY field of SYS_STS register. A parity error in the header will not prevent the secondary device from responding with data. The SDO will be driven by the secondary device being addressed. Updates to write address pointer and the device registers will be ignored when parity error is detected. In a sequential write, upon detection of parity error any subsequent register writes will be ignored.

Frame Error: Any incomplete tSPI Frame will be reported as Frame error. If the number of tSPI clock cycles is not a multiple of 16, then the transfer is considered to be incomplete. Frame errors will be latched in FRM_ERR field of SYS_STS register and indicated on nFAULT.

SPI Read / Write Sequence

SPI Read Sequence: The SPI read transaction comprises of an 8-bit header (R/W - 1 bit, Address - 6 bits, and party -1 bit) followed by 16-bit dummy data words. Upon receiving the first byte of header, the secondary device responds with an 8-bit device status information. The read address pointer gets updated immediately after receiving the address field of the header. The read address from the header acts as the starting address for the register reads. The read address pointer gets incremented automatically upon completion of a 16-bit transfer. The length of data transfer is not restricted by the secondary device. The secondary device responds with data as long as the primary device transmits dummy words. If parity error check is enabled, the MSB of read data will be replaced with computed parity bit

SPI Write Sequence: SPI write transaction comprises of an 8-bit header followed by 16-bit data words to be written into the register bank. Similar to a read transaction, the addressed secondary device responds with an 8-bit device status information upon receiving the first byte of header. Once the header bytes are received, the write address pointer gets updated. The write address from the header acts as the starting address for sequential register writes. The read address pointer will retain the address of the register being read in the previous tSPI transaction. The length of data transfer is not restricted by the secondary device. Both read and write address pointers will be incremented automatically upon completion of a 16-bit transfer. While receiving data from the primary device, the SDO will be driven with the register data addressed by read address pointer.



tSPI Communication Sequence

The tSPI is similar to regular SPI in functionality but add support for multiple devices under the same Chip Select (nSCS). Any existing SPI primary device would be able to communicate with the tSPI secondary devices with modifications in the frame format. A valid tSPI frame must meet the following conditions (similar to SPI interface):

- The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high. A high to low transition at the nSCS pin is the start of frame and a low to high transition is the end of the frame.
- When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is placed in the Hi-Z state.
- Data is captured on the falling edge of the SCLK signal and data is driven on the rising edge of the SCLK signal.
- The most significant bit (MSB) is shifted in and out first.
- A minimum of 16 SCLK cycles must occur for transaction to be valid & the number of SCLK cycles in a single transaction must me a multiple of 16.
- If the data word sent to the SDI pin is not a multiple of 16 bits, a frame error occurs and the excess SCLK cycles are ignored.




Figure 7-34. tSPI Block Diagram with Multiple Devices on Same Chip Select




Figure 7-35. tSPI with PWM_SYNC

tSPI Read Sequence: A tSPI read transaction has a 16-bit header (R/W - 1 bit, Secondary device ID - 4 bits, Address - 8 bits, reserved -2 bits and party -1 bit) followed by 16-bit dummy data words. Upon receiving the first byte of header, the secondary device being addressed with matching secondary device ID field (configured using AD0 and AD1 pins), responds with an 8-bit device status information. The read address from the header acts as the starting address for the register reads. The address gets incremented automatically upon completion of a 16-bit transfer. The length of data transfer is not restricted by the secondary device. The secondary device responds with data as long as the primary device transmits dummy words. If parity error check is enabled, the MSB of read data will be replaced with computed parity bit.

tSPI Write Sequence: A tSPI write transaction has a 16-bit header followed by 16-bit data words to be written into the register bank. Similar to a read transaction, the addressed secondary device responds with an 8-bit device status information upon receiving the first byte of header. The write address from the header acts as the starting address for sequential register writes. The length of data transfer is not restricted by the secondary device. Both write and read address pointers will be incremented automatically upon completion of a 16-bit transfer. While receiving data from the primary device, the SDO will be driven with the register data addressed by read address pointer

tSPI Read Address Update Sequence: The independent read and write address pointers in the secondary device would allow reading data from one set of registers while writing data to another set of registers. To achieve this, the primary device should first send a read address update frame before the tSPI write transaction.

A read address frame is nothing but just the tSPI read sequence with just the header. The first tSPI transaction updates the read address pointer to desired register address. The second tSPI transaction is a register write sequence. During this sequence, the data send on SDO by the secondary device will be from the register pointed by read address pointer which was initialized in the previous tSPI read sequence.

The tSPI read/write sequence with parity is shown in Figure 7-36. The SPI frame header is marked as CMD[15:8] and CMD[7:0].




Figure 7-36. tSPI Read/Write with Parity



8 DRV8311-Q1 Registers

DRV8311-Q1 Registers lists the memory-mapped registers for the DRV8311-Q1 registers. All register offset addresses not listed in DRV8311-Q1 Registers is considered as reserved locations and the register contents is not modified.

Table 8-1. DRV8311-Q1 Registers

Offset	Acronym	Register Name	Section
	•		
0h	DEV_STS1	Device Status 1 Register	DEV_STS1 Register (Offset = 0h) [Reset = 0080h]
4h	OT_STS	Over Temperature Status Register	OT_STS Register (Offset = 4h) [Reset = 0000h]
5h	SUP_STS	Supply Status Register	SUP_STS Register (Offset = 5h) [Reset = 0000h]
6h	DRV_STS	Driver Status Register	DRV_STS Register (Offset = 6h) [Reset = 0000h]
7h	SYS_STS	System Status Register	SYS_STS Register (Offset = 7h) [Reset = 0000h]
Ch	PWM_SYNC_PRD	PWM Sync Period Register	PWM_SYNC_PRD Register (Offset = Ch) [Reset = 0000h]
10h	FLT_MODE	Fault Mode Register	FLT_MODE Register (Offset = 10h) [Reset = 0115h]
12h	SYSF_CTRL	System Fault Control Register	SYSF_CTRL Register (Offset = 12h) [Reset = 0515h]
13h	DRVF_CTRL	Driver Fault Control Register	DRVF_CTRL Register (Offset = 13h) [Reset = 0030h]
16h	FLT_TCTRL	Fault Timing Control Register	FLT_TCTRL Register (Offset = 16h) [Reset = 0003h]
17h	FLT_CLR	Fault Clear Register	FLT_CLR Register (Offset = 17h) [Reset = 0000h]
18h	PWMG_PERIOD	PWM_GEN Period Register	PWMG_PERIOD Register (Offset = 18h) [Reset = 0000h]
19h	PWMG_A_DUTY	PWM_GEN A Duty Register	PWMG_A_DUTY Register (Offset = 19h) [Reset = 0000h]
1Ah	PWMG_B_DUTY	PWM_GEN B Duty Register	PWMG_B_DUTY Register (Offset = 1Ah) [Reset = 0000h]
1Bh	PWMG_C_DUTY	PWM_GEN C Duty Register	PWMG_C_DUTY Register (Offset = 1Bh) [Reset = 0000h]
1Ch	PWM_STATE	PWM State Register	PWM_STATE Register (Offset = 1Ch) [Reset = 0777h]
1Dh	PWMG_CTRL	PWM_GEN Control Register	PWMG_CTRL Register (Offset = 1Dh) [Reset = 0000h]
20h	PWM_CTRL1	PWM Control Register 1	PWM_CTRL1 Register (Offset = 20h) [Reset = 0007h]
22h	DRV_CTRL	Predriver control Register	DRV_CTRL Register (Offset = 22h) [Reset = 0000h]
23h	CSA_CTRL	CSA Control Register	CSA_CTRL Register (Offset = 23h) [Reset = 0008h]
3Fh	SYS_CTRL	System Control Register	SYS_CTRL Register (Offset = 3Fh) [Reset = 0000h]

Complex bit access types are encoded to fit into small table cells. DRV8311-Q1 Access Type Codes shows the codes that are used for access types in this section.



Table 8-2. DRV8311-Q1 Access Type Codes

Access Type	Code	Description						
Read Type								
R	R	Read						
R-0	R -0	Read Returns 0s						
Write Type								
W	W	Write						
Reset or Defaul	Reset or Default Value							
-n		Value after reset or the default value						



8.1 DEV_STS1 Register (Offset = 0h) [Reset = 0080h]

DEV_STS1 is shown in DEV_STS1 Register and described in DEV_STS1 Register Field Descriptions.

Return to the Summary Table.

Device Status 1 Register

Figure 8-1. DEV_STS1 Register




Table 8-3. DEV_STS1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-9	RESERVED	R-0	0h	Reserved
8	OTP_FLT	R	Oh	OTP read fault 0h = No OTP read fault is detected 1h = OTP read fault detected
7	RESET	R	1h	Supply Power On Reset Status 0h = No power on reset condition is detected 1h = Power-on-reset condition is detected
6	SPI_FLT	R	Oh	SPI Fault Status 0h = No SPI communication fault is detected 1h = SPI communication fault is detected
5	OCP	R	Oh	Driver Overcurrent Protection Status 0h = No overcurrent condition is detected 1h = Overcurrent condition is detected
4-3	RESERVED	R	0h	Reserved
2	UVP	R	Oh	Supply Undervoltage Status 0h = No undervoltage voltage condition is detected on CP, AVDD or VIN_AVDD 1h = Undervoltage voltage condition is detected on CP, AVDD or VIN_AVDD
1	ОТ	R	Oh	Overtemperature Fault Status 0h = No overtemperature warning / shutdown is detected 1h = Overtemperature warning / shutdown is detected
0	FAULT	R	Oh	Device Fault Status 0h = No fault condition is detected 1h = Fault condition is detected



8.2 OT_STS Register (Offset = 4h) [Reset = 0000h]

OT_STS is shown in OT_STS Register and described in OT_STS Register Field Descriptions.

Return to the Summary Table.

Over Temperature Status Register

Figure 8-2. OT_STS Register




Table 8-4. OT_STS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-3	RESERVED	R-0	0h	Reserved
2	OTS_AVDD	R	0h	AVDD LDO Overtemperature Fault Status 0h = No overtemperature shutdown near AVDD is detected 1h = Overtemperature shutdown near AVDD is detected
1	ОТW	R	0h	Overtemperature Warning Status 0h = No overtemperature warning is detected 1h = Overtemperature warning is detected
0	OTSD	R	0h	Overtemperature Shutdown Fault Status 0h = No overtemperature shutdown is detected 1h = Overtemperature shutdown is detected



8.3 SUP_STS Register (Offset = 5h) [Reset = 0000h]

SUP_STS is shown in SUP_STS Register and described in SUP_STS Register Field Descriptions.

Return to the Summary Table.

Supply Status Register

Figure 8-3. SUP_STS Register




Table 8-5. SUP_STS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-6	RESERVED	R-0	0h	Reserved
5	CSAREF_UV	R	0h	CSA REF Undervoltage Fault Status 0h = No CSAREF undervoltage is detected 1h = CSAREF undervoltage is detected
4	CP_UV	R	Oh	Charge Pump Undervoltage Fault Status 0h = No charge pump undervoltage is detected 1h = Charge pump undervoltage is detected
3	RESERVED	R-0	0h	Reserved
2	AVDD_UV	R	Oh	AVDD LDO Undervoltage Fault Status 0h = No AVDD output undervoltage is detected 1h = AVDD output undervoltage is detected
1	RESERVED	R-0	0h	Reserved
0	VINAVDD_UV	R	0h	VIN_AVDD Undervoltage Fault Status 0h = No AVDD supply input undervoltage is detected 1h = AVDD supply input undervoltage is detected

Product Folder Links: DRV8311-Q1

bmit Document Feedback

8.4 DRV_STS Register (Offset = 6h) [Reset = 0000h]

DRV_STS is shown in DRV_STS Register and described in DRV_STS Register Field Descriptions.

Return to the Summary Table.

Driver Status Register

Figure 8-4. DRV_STS Register




Table 8-6. DRV_STS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-7	RESERVED	R-0	0h	Reserved
6	OCPC_HS	R	0h	Overcurrent Status on High-side MOSFET of OUTC 0h = No overcurrent detected on high-side MOSFET of OUTC 1h = Overcurrent detected on high-side MOSFET of OUTC
5	OCPB_HS	R	0h	Overcurrent Status on High-side MOSFET of OUTB 0h = No overcurrent detected on high-side MOSFET of OUTB 1h = Overcurrent detected on high-side MOSFET of OUTB
4	OCPA_HS	R	0h	Overcurrent Status on High-side MOSFET of OUTA 0h = No overcurrent detected on high-side MOSFET of OUTA 1h = Overcurrent detected on high-side MOSFET of OUTA
3	RESERVED	R-0	0h	Reserved
2	OCPC_LS	R	0h	Overcurrent Status on Low-side MOSFET of OUTC 0h = No overcurrent detected on low-side MOSFET of OUTC 1h = Overcurrent detected on low-side MOSFET of OUTC
1	OCPB_LS	R	0h	Overcurrent Status on Low-side MOSFET of OUTB 0h = No overcurrent detected on low-side MOSFET of OUTB 1h = Overcurrent detected on low-side MOSFET of OUTB
0	OCPA_LS	R	0h	Overcurrent Status on Low-side MOSFET of OUTA 0h = No overcurrent detected on low-side MOSFET of OUTA 1h = Overcurrent detected on low-side MOSFET of OUTA



8.5 SYS_STS Register (Offset = 7h) [Reset = 0000h]

SYS_STS is shown in SYS_STS Register and described in SYS_STS Register Field Descriptions.

Return to the Summary Table.

System Status Register

Figure 8-5. SYS_STS Register




Table 8-7. SYS_STS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-5	RESERVED	R-0	0h	Reserved
4	OTPLD_ERR	R	Oh	OTP Read Error 0h = No OTP read error is detected 1h = OTP read error is detected
3	RESERVED	R-0	0h	Reserved
2	SPI_PARITY	R	Oh	SPI Parity Error 0h = No SPI Parity Error is detected 1h = SPI Parity Error is detected
1	BUS_CNT	R	Oh	SPI Bus Contention Error 0h = No SPI Bus Contention Error is detected 1h = SPI Bus Contention Error is detected
0	FRM_ERR	R	Oh	SPI Frame Error 0h = No SPI Frame Error is detected 1h = SPI Frame Error is detected

Submit Document Feedback



8.6 PWM_SYNC_PRD Register (Offset = Ch) [Reset = 0000h]

PWM_SYNC_PRD is shown in PWM_SYNC_PRD Register and described in PWM_SYNC_PRD Register Field Descriptions.

Return to the Summary Table.

PWM Sync Period Register

Figure 8-6. PWM_SYNC_PRD Register




Table 8-8. PWM_SYNC_PRD Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-12	RESERVED	R-0	0h	Reserved
11-0	PWM_SYNC_PRD	R	0h	12-bit output indicating period of PWM_SYNC signal



8.7 FLT_MODE Register (Offset = 10h) [Reset = 0115h]

FLT_MODE is shown in FLT_MODE Register and described in FLT_MODE Register Field Descriptions.

Return to the Summary Table.

Fault Mode Register

Figure 8-7. FLT_MODE Register




Table 8-9. FLT_MODE Register Field Descriptions

Bit	Field	Туре	Reset	Description Descriptions
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-9	RESERVED	R-0	0h	Reserved
8	OTPFLT_MODE	R/W	1h	System Fault Mode. 0h = OTP read fault is enabled 1h = OTP read fault is disabled
7	SPIFLT_MODE	R/W	Oh	SPI Fault mode 0h = SPI Fault is enabled 1h = SPI Fault is disabled
6-4	OCP_MODE	R/W	1h	Overcurrent Protection Fault mode 0h = Report on nFault, predriver HiZ, auto recovery with Slow Retry time (in ms) 1h = Report on nFault, predriver HiZ, auto recovery with Fast Retry time (in ms) 2h = Report on nFault, predriver HiZ, Latched Fault 3h = Report on nFault, No action on predriver 4h = Reserved 5h = Reserved 6h = Reserved 7h = Disabled
3-2	UVP_MODE	R/W	1h	Undervoltage Protection Fault mode 0h = Report on nFault, predriver HiZ, auto recovery with Slow Retry time (in ms) 1h = Report on nFault, predriver HiZ, auto recovery with Fast Retry time (in ms) 2h = Reserved 3h = Reserved
1-0	OTSD_MODE	R/W	1h	Overtemperature Fault mode 0h = Report on nFault, predriver HiZ, auto recovery with Slow Retry time (in ms) 1h = Report on nFault, predriver HiZ, auto recovery with Fast Retry time (in ms) 2h = Reserved 3h = Reserved

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



8.8 SYSF_CTRL Register (Offset = 12h) [Reset = 0515h]

SYSF_CTRL is shown in SYSF_CTRL Register and described in SYSF_CTRL Register Field Descriptions.

Return to the Summary Table.

System Fault Control Register

Figure 8-8. SYSF_CTRL Register




Table 8-10. SYSF_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-11	RESERVED	R-0	0h	Reserved
10	OTAVDD_EN	R/W	1h	AVDD Overtemperature Fault Enable 0h = Overtemperature protection near AVDD is disabled 1h = Overtemperature protection near AVDD is enabled
9	OTW_EN	R/W	Oh	Overtemperature Warning Fault Enable 0h = Over temperature warning reporting on nFAULT is disabled 1h = Over temperature warning reporting on nFAULT is enabled
8-6	RESERVED	R-0	4h	Reserved
5	CSAREFUV_EN	R/W	Oh	CSAREF Undervoltage Fault Enable 0h = CSAREF undervoltage lockout is disabled 1h = CSAREF undervoltage lockout is enabled
4	RESERVED	R/W	1h	Reserved
3	RESERVED	R-0	0h	Reserved
2	RESERVED	R/W	1h	Reserved
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R/W	1h	Reserved



8.9 DRVF_CTRL Register (Offset = 13h) [Reset = 0030h]

DRVF_CTRL is shown in DRVF_CTRL Register and described in DRVF_CTRL Register Field Descriptions.

Return to the Summary Table.

Driver Fault Control Register

Figure 8-9. DRVF_CTRL Register




Table 8-11. DRVF_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-6	RESERVED	R-0	0h	Reserved
5-4	OCP_DEG	R/W	3h	OCP Deglitch time $0h = OCP$ deglitch time is $0.2 \mu s$ $1h = OCP$ deglitch time is $0.5 \mu s$ $2h = OCP$ deglitch time is $0.8 \mu s$ $3h = OCP$ deglitch time is $1 \mu s$
3-2	OCP_TBLANK	R/W	0h	OCP Blanking time 0h = OCP blanking time is 0.2 μs 1h = OCP blanking time is 0.5 μs 2h = OCP blanking time is 0.8 μs 3h = OCP blanking time is 1 μs
1	RESERVED	R-0	0h	Reserved
0	OCP_LVL	R/W	0h	OCP Level Settings 0h = OCP level is 9 A (TYP) 1h = OCP level is 5 A (TYP)

8.10 FLT_TCTRL Register (Offset = 16h) [Reset = 0003h]

FLT_TCTRL is shown in FLT_TCTRL Register and described in FLT_TCTRL Register Field Descriptions.

Return to the Summary Table.

Fault Timing Control Register

Figure 8-10. FLT_TCTRL Register



Table 8-12. FLT_TCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-4	RESERVED	R-0	0h	Reserved
3-2	SLOW_TRETRY	R/W	0h	Slow Recovery Retry Time from Fault Condition 0h = 0.5s 1h = 1s 2h = 2s 3h = 5s
1-0	FAST_TRETRY	R/W	3h	Fast Recovery Retry Time from Fault Condition 0h = 0.5ms 1h = 1ms 2h = 2ms 3h = 5ms



8.11 FLT_CLR Register (Offset = 17h) [Reset = 0000h]

FLT_CLR is shown in FLT_CLR Register and described in FLT_CLR Register Field Descriptions.

Return to the Summary Table.

Fault Clear Register

Figure 8-11. FLT_CLR Register




Table 8-13. FLT_CLR Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-1	RESERVED	R-0	0h	Reserved
0	FLT_CLR	W	0h	Clear Fault 0h = No clear fault command is issued 1h = To clear the latched fault bits. This bit automatically resets after being written.

Product Folder Links: DRV8311-Q1

Submit Document Feedback



8.12 PWMG_PERIOD Register (Offset = 18h) [Reset = 0000h]

PWMG_PERIOD is shown in PWMG_PERIOD Register and described in PWMG_PERIOD Register Field Descriptions.

Return to the Summary Table.

PWM_GEN Period Register

Figure 8-12. PWMG_PERIOD Register




Table 8-14. PWMG_PERIOD Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-12	RESERVED	R-0	0h	Reserved
11-0	PWM_PRD_OUT	R/W	0h	12-bit Period for output PWM signals in PWM Generation Mode



8.13 PWMG_A_DUTY Register (Offset = 19h) [Reset = 0000h]

PWMG_A_DUTY is shown in PWMG_A_DUTY Register and described in PWMG_A_DUTY Register Field Descriptions.

Return to the Summary Table.

PWM_GEN A Duty Register

Figure 8-13. PWMG_A_DUTY Register




Table 8-15. PWMG_A_DUTY Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved		
14-12	RESERVED	R-0	0h	Reserved		
11-0	PWM_DUTY_OUTA	R/W	0h	12-bit Duty Cycle for Phase A output in PWM Generation Mode		

8.14 PWMG_B_DUTY Register (Offset = 1Ah) [Reset = 0000h]

PWMG_B_DUTY is shown in PWMG_B_DUTY Register and described in PWMG_B_DUTY Register Field Descriptions.

Return to the Summary Table.

PWM_GEN B Duty Register

Figure 8-14. PWMG_B_DUTY Register




Table 8-16. PWMG_B_DUTY Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-12	RESERVED	R-0	0h	Reserved
11-0	PWM_DUTY_OUTB	R/W	0h	12-bit Duty Cycle for Phase B output in PWM Generation Mode



8.15 PWMG_C_DUTY Register (Offset = 1Bh) [Reset = 0000h]

PWMG_C_DUTY is shown in PWMG_C_DUTY Register and described in PWMG_C_DUTY Register Field Descriptions.

Return to the Summary Table.

PWM_GEN C Duty Register

Figure 8-15. PWMG_C_DUTY Register




Table 8-17. PWMG_C_DUTY Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-12	RESERVED	R-0	0h	Reserved
11-0	PWM_DUTY_OUTC	R/W	0h	12-bit Duty Cycle for Phase C output in PWM Generation Mode

Product Folder Links: DRV8311-Q1

68



8.16 PWM_STATE Register (Offset = 1Ch) [Reset = 0777h]

PWM_STATE is shown in PWM_STATE Register and described in PWM_STATE Register Field Descriptions. Return to the Summary Table.

PWM State Register

Figure 8-16. PWM_STATE Register




Table 8-18. PWM STATE Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-11	RESERVED	R-0	0h	Reserved
10-8	PWMC_STATE	R/W	7h	Phase C Driver Output control 0h = High Side is OFF, Low Side is OFF 1h = High Side is OFF, Low Side is forced ON 2h = High Side is forced ON, Low Side is OFF 3h = Reserved 4h = Reserved 5h = High Side is OFF, Low Side PWM 6h = High Side PWM, Low Side is OFF 7h = High Side PWM, Low Side !PWM
7	RESERVED	R-0	0h	Reserved
6-4	PWMB_STATE	R/W	7h	Phase B Driver Output control 0h = High Side is OFF, Low Side is OFF 1h = High Side is OFF, Low Side is forced ON 2h = High Side is forced ON, Low Side is OFF 3h = Reserved 4h = Reserved 5h = High Side is OFF, Low Side PWM 6h = High Side PWM, Low Side is OFF 7h = High Side PWM, Low Side !PWM
3	RESERVED	R-0	0h	Reserved
2-0	PWMA_STATE	R/W	7h	Phase A Driver Output control 0h = High Side is OFF, Low Side is OFF 1h = High Side is OFF, Low Side is forced ON 2h = High Side is forced ON, Low Side is OFF 3h = Reserved 4h = Reserved 5h = High Side is OFF, Low Side PWM 6h = High Side PWM, Low Side is OFF 7h = High Side PWM, Low Side !PWM

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



8.17 PWMG_CTRL Register (Offset = 1Dh) [Reset = 0000h]

PWMG_CTRL is shown in PWMG_CTRL Register and described in PWMG_CTRL Register Field Descriptions. Return to the Summary Table.

PWM_GEN Control Register

Figure 8-17. PWMG_CTRL Register




Table 8-19. PWMG CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description Descriptions
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-11	RESERVED	R-0	0h	Reserved
10	PWM_EN	R/W	Oh	Enable 3X Internal mode PWM Generation 0h = PWM_GEN disabled 1h = PWM_GEN enabled
9-8	PWMCNTR_MODE	R/W	0h	PWM Gen counter mode 0h = Up and Down 1h = Up 2h = Down 3h = No action
7-5	PWM_OSC_SYNC	R/W	Oh	Oscillator synchronization and PWM_SYNC control 0h = Oscillator synchronization is disable 1h = PWM_SYNC_PRD indicates period of PWM_SYNC signal and can be used to calibrate PWM period 2h = PWM_SYNC used to set PWM period 3h = Oscillator synchronization is disable 4h = Oscillator synchronization is disable 5h = PWM_SYNC used for oscillator synchronization (only 20 kHz frequency supported) 6h = PWM_SYNC used for oscillator synchronization and setting PWM period (only 20 kHz frequency supported) 7h = SPI Clock pin SCLK used for oscillator synchronization (Configure SPICLK_FREQ_SYNC)
4-2	SPICLK_FREQ_SYNC	R/W	Oh	SPI Clock Frequency for synchronizing the Oscillator 0h = 1 MHz 1h = 1.25 MHz 2h = 2 MHz 3h = 2.5 MHz 4h = 4 MHz 5h = 5 MHz 6h = 8 MHz 7h = 10 MHz



Table 8-19. PWMG_CTRL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1-0	SPISYNC_ACRCY	R/W	0h	Number of SPI Clock Cycle require for synchronizing the Oscillator 0h = 512 Clock Cycles (1%)
				1h = 256 Clock Cycles (1%)
				2h = 128 Clock Cycles (1%)
				3h = 64 Clock Cycles (2%)

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



8.18 PWM_CTRL1 Register (Offset = 20h) [Reset = 0007h]

PWM_CTRL1 is shown in PWM_CTRL1 Register and described in PWM_CTRL1 Register Field Descriptions.

Return to the Summary Table.

PWM Control Register 1

Figure 8-18. PWM_CTRL1 Register




Table 8-20. PWM_CTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-3	RESERVED	R-0	0h	Reserved
2	SSC_DIS	R/W	1h	Disable Spread Spectrum Modulation for internal Oscillator 0h = Spread spectrum modulation is enabled 1h = Spread spectrum modulation is disabled
1-0	PWM_MODE	R/W	3h	PWM mode selection (The reset setting in DRV8311-Q1S is 00b and in DRV8311-Q1P is 11b) 0h = 6x mode 1h = 6x mode 2h = 3x mode 3h = PWM Generation mode

8.19 DRV_CTRL Register (Offset = 22h) [Reset = 0000h]

DRV_CTRL is shown in DRV_CTRL Register and described in DRV_CTRL Register Field Descriptions.

Return to the Summary Table.

Predriver control Register

Figure 8-19. DRV_CTRL Register




Table 8-21. DRV_CTRL Register Field Descriptions

	rable 0-21. Divy_011th Register Field Descriptions								
Bit	Field	Туре	Reset	Description					
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved					
14-12	RESERVED	R-0	0h	Reserved					
11-8	RESERVED	R/W	0h	Reserved					
7	DLYCMP_EN	R/W	Oh	Driver Delay Compensation enable 0h = Driver Delay Compensation is disabled 1h = Driver Delay Compensation is enabled					
6-4	TDEAD_CTRL	R/W	Oh	Deadtime insertion control 0h = No deadtime (Handshake Only) 1h = 200ns 2h = 400ns 3h = 600ns 4h = 800ns 5h = 1us 6h = 1.2us 7h = 1.4us					
3-2	RESERVED	R-0	0h	Reserved					
1-0	SLEW_RATE	R/W	0h	Slew rate settings 0h = Slew rate is 35 V/µs 1h = Slew rate is 75 V/µs 2h = Slew rate is 180 V/µs 3h = Slew rate is 230 V/µs					



8.20 CSA_CTRL Register (Offset = 23h) [Reset = 0008h]

CSA_CTRL is shown in CSA_CTRL Register and described in CSA_CTRL Register Field Descriptions.

Return to the Summary Table.

CSA Control Register

Figure 8-20. CSA_CTRL Register



Table 8-22. CSA_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved
14-4	RESERVED	R-0	0h	Reserved
3	CSA_EN	R/W	1h	Current Sense Amplifier Enable 0h = Current Sense Amplifier is disabled 1h = Current Sense Amplifier is enabled
2	RESERVED	R-0	0h	Reserved
1-0	CSA_GAIN	R/W	Oh	Current Sense Amplifier Gain settings 0h = CSA gain is 0.25 V/A 1h = CSA gain is 0.5 V/A 2h = CSA gain is 1 V/A 3h = CSA gain is 2 V/A

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

8.21 SYS_CTRL Register (Offset = 3Fh) [Reset = 0000h]

SYS_CTRL is shown in SYS_CTRL Register and described in SYS_CTRL Register Field Descriptions.

Return to the Summary Table.

System Control Register

Figure 8-21. SYS_CTRL Register




Table 8-23. SYS_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description				
15	Parity_bit	R	0h	Parity Bit if SPI_PEN is set to '1' otherwise reserved				
14-12	WRITE_KEY	W	W 0h 0x5 Write Key Specific to this register.					
11-9	RESERVED	R-0	0h	Reserved				
8	RESERVED	R/W	0h	Reserved				
7	REG_LOCK	R/W	0h	Register Lock Bit 0h = Registers Unlocked 1h = Registers Locked				
6	SPI_PEN	R/W	Oh	Parity Enable for both SPI and tSPI 0h = Parity Disabled 1h = Parity Enabled				
5-4	RESERVED	R/W	0h	Reserved				
3	RESERVED	R/W	0h	Reserved				
2-0	RESERVED	R/W	0h	Reserved				



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The DRV8311-Q1 can be used to drive Brushless-DC motors. The following design procedure can be used to configure the DRV8311-Q1.




Figure 9-1. Application Schematics (DRV8311S-Q1)

9.2 Typical Applications

9.2.1 Three-Phase Brushless-DC Motor Control

In this application, the DRV8311-Q1 is used to drive a Brushless-DC motor using PWMs from an external microcontroller.

9.2.1.1 Detailed Design Procedure

Table 9-1 lists the example input parameters for the system design.

Table 9-1. Design Parameters

DESIGN PARAMETERS	REFERENCE	EXAMPLE VALUE
Supply voltage	V _{VM}	12V
Motor RMS current	I _{RMS}	2A
Motor peak current	I _{PEAK}	3A
PWM Frequency	f _{PWM}	50kHz
Slew Rate Setting	SR	230V/µs
VIN_AVDD supply voltage	V _{VIN_AVDD}	12V
CSA reference voltage	V _{CSA_REF}	3.0V
System ambient temperature	T _A	–20°C to +105°C

9.2.1.1.1 Motor Voltage

Brushless-DC motors are typically rated for a certain voltage (for example 5V or 12V). The DRV8311-Q1 allows for a range of possible operating voltages from 3V to 20 V.

9.2.1.2 Driver Propagation Delay and Dead Time

The propagation delay is defined as the time taken for changing input logic edges INHx and INLx (whichever changes first if MCU dead time is added) to change the half-bridge output voltage (OUTx). Driver propagation delay (t_{PD}) and dead time (t_{dead}) is specified with a typical and maximum value, but not with a minimum value. This is because the propagation delay can be smaller than typical depending on the direction of current at the OUTx pin during synchronous switching. Driver propagation delay and dead time can be more than typical values due to slower internal turn-ons of the high-side or low-side internal MOSFETs to avoid internal dV/dt coupling.

For more information and examples of how propagation delay and dead time differs for input PWM and output configurations, refer Delay and Dead Time in Integrated MOSFET Drivers.

The dead time from the microcontroller's PWM outputs can be used as an extra precaution in addition to the DRV8311-Q1 internal shoot-through protection. The DRV8311-Q1 uses an internal logic prioritizes the MCU dead time or driver dead time based on the durations.

If the MCU dead time is less than the DRV8311-Q1 driver dead time, the driver compensates and makes the true output dead time with the value specified by the DRV8311-Q1. If the MCU inserted dead time is larger than the driver dead time, then the DRV8311-Q1 adjusts timing as per the MCU dead time.

A summary of the DRV8311-Q1 delay times with respect to synchronous inputs INHx and INLx, OUTx current direction, and MCU dead time are listed in Table 9-2.

Table 9-2. Summary of Delay Times in DRV8311-Q1 Depending on Logic Inputs and Output Current Direction

OUTx Current	INHx	INLx	Propagation Delay	Dead Time (t _{dead})	Inserted MCU Dead Time (t _{dead(MCU)})			
Direction			(t _{PD})		t _{dead(MCU)} < t _{dead}	t _{dead(MCU)} > t _{dead}		
Out of OUTx	Rising	Falling	Typical	Typical	Output dead time = t _{dead}	Output dead time = t _{dead(MCU)}		
	Falling	Rising	Smaller than typical	Smaller than typical	Output dead time < t _{dead}	Output dead time < t _{dead(MCU)}		

Table 9-2. Summary of Delay Times in DRV8311-Q1 Depending on Logic Inputs and Output Current Direction (continued)

OUTx Current	INHx INLx	INLx	Propagation Delay	Dead Time (t _{dead})	Inserted MCU Dead Time (t _{dead(MCU)})		
Direction			(t _{PD})		t _{dead(MCU)} < t _{dead}	t _{dead(MCU)} > t _{dead}	
Into OUTx	OUTx Rising Falling		Smaller than typical	Smaller than typical	Output dead time < t _{dead}	Output dead time < t _{dead(MCU)}	
	Falling	Rising	Typical	Typical	Output dead time = t _{dead}	Output dead time = t _{dead(MCU)}	

9.2.1.3 Delay Compensation

Differences in delays of dead time and propagation delay can cause mismatch in the output timings of PWMs, which can lead to duty cycle distortion. To accommodate differences in propagation delay between the conditions mentioned in Table 9-2, the device integrate a delay compensation feature.

Delay compensation is used to match delay times for currents going into and out of phase (OUTx) by adding a variable delay time (t_{var}) to match a preset target delay time equal to the propagation delay plus driver dead time (t_{pd} + t_{dead}). This setting is automatically configured by the DRV8311P/S-Q1 when the DLYCMP_EN bit is set to

9.2.1.4 Current Sensing and Output Filtering

The SOx pins are typically sampled by an analog-to-digital converter in the MCU to calculate the phase current. Phase current information is used for closed-loop control such as Field-oriented control.

An example calculation for phase current is shown in Equation 15.

$$SOx = \frac{V_{REF}}{2} \pm \left(G_{CSA} \times I_{OUTx}\right) \tag{15}$$

For a system using VREF = 3.0V, GAIN = 0.5 V/A, and a SOx voltage of 1.2V gives I_{OUTx} = 0.6A.

Sometimes high frequency noise can appear at the SOx signals based on voltage ripple at VREF, added inductance at the SOx traces, or routing of SOx traces near high frequency components. It is recommended to add a low-pass RC filter close to the MCU with cutoff frequency at least 10 times the PWM switching frequency for trapezoidal commutation and 100 times the PWM switching frequency for sinusoidal commutation to filter high frequency noise. A recommended RC filter is 330-ohms, 22-pF to add minimal parallel capacitance to the ADC and current mirroring circuitry without increasing the settling time of the CSA output.

The cutoff frequency for the low-pass RC filter is in Equation 16.

$$f_c = \frac{1}{2\pi RC} \tag{16}$$

Note

There is a small dynamic offset and gain error that appears at the CSA outputs When running sensorless sinusoidal or FOC control where two or three current sense are required. Refer <u>Section</u> 7.3.10.2 for details on corrective actions.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

9.2.1.5 Application Curves




Figure 9-2. Device Power up with VM (VM, nFAULT, nSLEEP, AVDD)




Figure 9-4. Driver PWM Operation (OUTA, OUTB, OUTC, I_A)




Figure 9-3. Device Power up with nSLEEP (VM, nFAULT, nSLEEP, AVDD)




Figure 9-5. Driver PWM Operation with Current Sense Feedback (INHA, OUTA, SOA, I_A)



9.3 Three Phase Brushless-DC tSPI Motor Control

The DRV8311-Q1 can be used to drive Brushless-DC motors using tSPI from a microcontroller. The following design procedure can be used to configure the DRV8311-Q1.




Figure 9-6. Application Schematics (DRV8311P-Q1) - Three Phase Brushless-DC tSPI Motor Control

9.3.1 Detailed Design Procedure

Benefits of tSPI

The DRV8311P-Q1 device integrates tSPI which allows for random write and read access to secondary motor driver devices for simultaneous motor control over a standard 4-wire SPI. This significantly reduce the number of wires in the system to reduce the overall system size and BOM costs. tSPI is especially useful in multi-motor systems by:

Allowing random access to the DRV8311P-Q1 devices with a general call address



- Performing read and writes in any order
- No requirement for all tSPI devices to be active at all times
- Perform transactions with any active secondary device regardless of the status of the other devices

For more information on using tSPI in multi-motor systems, refer Reduce Wires for Your Next Multi-Motor BLDC Design With tSPI Protocol.

Application Curves




Figure 9-7. PWM Synchronous Duty Cycle Operation with PWM_SYNC = 2b (10% - 90%) (PWM_SYNC, OUTA, OUTB, OUTC)



9.4 Alternate Applications

The device can be used to drive Brushed-DC motors and solenoid loads. The following design procedure can be used to configure the device.




Figure 9-8. Application Schematics (DRV8311H-Q1) - Brushed-DC and Solenoid Load Drive Block Diagram

6x PWM mode or 3x PWM mode (with or without current limit) can be used to drive Brushed-DC and/or solenoid loads depending on the application. A Brushed-DC motor can be connected to two OUTx phases to create an integrated full H-bridge configuration to drive the motor in both direction.

Solenoid loads can be connected from OUTx to VM or GND to use the device as a push-pull driver in 6x PWM or 3x PWM mode. When the load is connected from OUTx to GND, the HS MOSFET sources current into the solenoid, and the LS MOSFET acts as a recirculation diode to recirculate current from the solenoid. When the load is connected from OUTx to VM, the LS MOSFET sink current from the solenoid to GND, and the HS MOSFET acts as a recirculation diode to recirculate current from the solenoid.

9.5 Power Supply Recommendations

9.5.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally more beneficial, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- · The capacitance and current capability of the power supply
- The amount of parasitic inductance between the power supply and motor system
- · The acceptable voltage ripple
- The type of motor used (brushed dc, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and the motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 9-9. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors are higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

9.6 Layout

9.6.1 Layout Guidelines

The bulk capacitor are placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths are as wide as possible, and numerous vias are used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors are ceramic, and placed closely to device pins including, AVDD, charge pump, CSAREF, VINAVDD and VM.

The high-current device outputs uses wide metal traces.

To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding is partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Maintain grounds are connected through net-ties to reduce voltage offsets and maintain gate driver performance.



A common ground plane can also be used for PGND and AGND to minimize inductance in the grounding, but TI recommends to place motor switching outputs as far away from analog and digital signals so motor noise does not couple into the analog and digital circuits.

The device thermal pad is soldered to the PCB top-layer ground plane. Multiple vias are used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias helps dissipate the heat that is generated in the device.

To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve thermal dissipation from the die surface.

Product Folder Links: DRV8311-Q1

Submit Document Feedback

9.6.2 Layout Example




Figure 9-10. Recommended Layout Example for DRV8311-Q1



9.6.3 Thermal Considerations

The DRV8311-Q1 has thermal shutdown (TSD) as previously described. A die temperature in excess of 150°C (minimally) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

9.6.3.1 Power Dissipation and Junction Temperature Estimation

Power Dissipation

The power loss in DRV8311-Q1 include standby power losses, LDO power losses, FET conduction and switching losses, and diode losses. The FET conduction loss dominates the total power dissipation in DRV8311-Q1. At start-up and fault conditions, the output current is much higher than normal current; remember to take these peak currents and the duration into consideration. The total device dissipation is the power dissipated in each of the three half bridges added together. The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking. Note that R_{DS,ON} increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when designing the PCB and heatsinking.

A summary of equations for calculating each loss is listed in Table 9-3 for trapezoidal control and field-oriented control.

Trapezoidal control Field-oriented control Loss type Standby power $P_{standby} = V_{VM} \times I_{VM} \times I_{A}$ LDO (from VM) $P_{LDO} = (V_{VIN AVDD} - V_{AVDD}) \times I_{AVDD}$ $P_{CON} = 2 \times (I_{PK(trap)})^2 \times R_{DS,ON(TA)}$ FET conduction $P_{CON} = 3 \times (I_{RMS(FOC)})^2 \times R_{DS,ON(TA)}$ $PSW = 3 x I_{RMS(FOC)} x V_{PK(FOC)} x t_{rise/fall} x$ FET switching $P_{SW} = I_{PK(trap)} \times V_{PK(trap)} \times t_{rise/fall} \times f_{PWM}$ f_{PWM} $P_{diode} = 6 x I_{RMS(FOC)} x V_{F(diode)} x t_{DEAD} x$ Diode (dead time) $P_{diode} = 2 \times I_{PK(trap)} \times V_{F(diode)} \times t_{DEAD} \times f_{PWM}$

Table 9-3. DRV8311-Q1 Power Losses for Trapezoidal and Field-oriented Control

Junction Temperature Estimation

To calculate the junction temperature of the die from power losses, use Equation 17. Note that the thermal resistance $R_{\theta JA}$ depends on PCB configurations such as the ambient temperature, numbers of PCB layers, copper thickness, and the PCB size.

$$T_{I}(^{\circ}C) = P_{I,OSS}(W) \times R_{\theta IA}(^{\circ}C/W) + T_{A}(^{\circ}C)$$

$$\tag{17}$$

Refer BLDC integrated MOSFET thermal calculator for estimating the approximate device power dissipation and junction temperature at different use cases.

Product Folder Links: DRV8311-Q1



10 Device and Documentation Support

10.1 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.2 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES		
October 2025	*	Initial Release		

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 1-Nov-2025

PACKAGING INFORMATION

0	Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
							(4)	(5)		
	DRV8311PQRRWRQ1	Active	Production	WQFN (RRW) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8311PQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025