


DRV5013 Digital-Latch Hall Effect Sensor

1 Features


- Digital bipolar-latch Hall sensor
- Superior temperature stability
 - B_{OP} ±10% over temperature
- Multiple sensitivity options (B_{OP} / B_{RP})
 - ±1.3mT (FA, FD, see Device Nomenclature)
 - ±2.7mT (AD, ND, see Device Nomenclature)
 - ±6mT (AG, see Device Nomenclature)
 - ±12mT (BC, see Device Nomenclature)
- Supports a wide voltage range
 - 2.5V to 38V
 - No external regulator required
- Wide operating temperature range
 - T_A = -40 to +125°C (Q, see *Device* Nomenclature)
 - T_A = -40 to +150°C (E, see *Device* Nomenclature)
- Open-drain output (30mA sink)
- Fast 35µs power-on time
- Small package and footprint
 - Surface mount 3-pin SOT-23 (DBZ)
 - 2.92mm × 2.37mm
 - Through-hole 3-pin TO-92 (LPG, LPE)
 - 4mm × 3.15mm

Protection features:

- Reverse supply protection (up to –22V)
- Supports up to 40V load dump
- Output short-circuit protection
- Output current limitation



Output State (FA, AD, AG, BC Versions)



Inverted Output State (ND, FD Version)

2 Applications

- Power tools
- Flow meters
- Valve and solenoid status
- Brushless dc motors
- Proximity sensing
- **Tachometers**

3 Description

The DRV5013 device is a chopper-stabilized Hall effect sensor that offers a magnetic sensing solution with superior sensitivity stability over temperature and integrated protection features.


The magnetic field is indicated through a digital bipolar latch output. The IC has an open-drain output stage with 30-mA current sink capability. A wide operating voltage range from 2.5V to 38 V with reverse polarity protection up to -22 V makes the device suitable for a wide range of industrial applications.

Internal protection functions are provided for reverse supply conditions, load dump, and output short circuit or overcurrent.

Package Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	DBZ (SOT-23, 3)	2.92mm × 2.37mm
DRV5013	LPE (TO-92, 3)	4mm × 3.15mm
	LPG (TO-92, 3)	4mm × 3.15mm

- For all available packages, see the package option addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Device Packages



Table of Contents

1 Features	1	6.4 Device Functional Modes	15
2 Applications	1	7 Application and Implementation	16
3 Description		7.1 Application Information	16
4 Pin Configuration and Functions	3	7.2 Typical Applications	
5 Specifications	4	7.3 Power Supply Recommendations	19
5.1 Absolute Maximum Ratings		7.4 Layout	19
5.2 ESD Ratings	4	8 Device and Documentation Support	20
5.3 Recommended Operating Conditions		8.1 Device Support	20
5.4 Thermal Information	<mark>5</mark>	8.2 Receiving Notification of Documentation Updates.	
5.5 Electrical Characteristics	<mark>5</mark>	8.3 Support Resources	21
5.6 Switching Characteristics	<mark>5</mark>	8.4 Trademarks	21
5.7 Magnetic Characteristics	6	8.5 Electrostatic Discharge Caution	21
5.8 Typical Characteristics		8.6 Glossary	21
6 Detailed Description	10	9 Revision History	21
6.1 Overview	10	10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram		Information	23
6.3 Feature Description	11		

4 Pin Configuration and Functions

For additional configuration information, see *Device Markings* and *Mechanical, Packaging, and Orderable Information*.




Figure 4-1. DBZ Package 3-Pin SOT-23 Top View




Figure 4-2. LPG and LPE Packages 3-Pin TO-92
Top View

Table 4-1. Pin Functions

	PIN		TYPE	DESCRIPTION	
NAME	DBZ	LPG, LPE		DESCRIPTION	
GND	3	2	Ground	Ground pin	
OUT	2	3	Output	Hall sensor open-drain output. The open drain requires a resistor pullup.	
V _{CC}	1	1	Power	$2.5~V$ to $38~V$ power supply. Bypass this pin to the GND pin with a 0.01 - μF (minimum) ceramic capacitor rated for V_{CC} .	



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
	V _{CC}	-22 ⁽²⁾	40	V	
Power supply voltage	Voltage ramp rate (V _{CC}), V _{CC} < 5V	Unlimited		V/µs	
	Voltage ramp rate (V _{CC}), V _{CC} > 5V	0	2	ν/μ5	
Output pin voltage	-0.5	40	V		
Output pin reverse current during reverse supply condition		0	100	mA	
Magnetic flux density, B _{MAX}		Unlimited			
Operating junction temperature, T ₁	Q, see Figure 8-1	-40	150	°C	
Operating junction temperature, 1	E, see Figure 8-1	-40	175		
Storage temperature, T _{stg}		-65	150	°C	

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{CC}	C Power supply voltage			2.5	38	V
Vo	Output pin voltage (OUT)			0	38	V
I _{SINK}	Output pin current sink (OUT) ⁽¹⁾			0	30	mA
_	Operating ambient temperature	Q, see Figure 8-1		-40	125	°C
T _A	Operating ambient temperature	E, see Figure 8-1		-40	150	

(1) Power dissipation and thermal limits must be observed.

⁽²⁾ Specified by design. Only tested to -20 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

		DR	DRV5013		
THERMAL METRIC(1)		DBZ (SOT-23)	LPG, LPE (TO-92)	UNIT	
		3 PINS	3 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	333.2	180	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	99.9	98.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	154.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	4.9	40	°C/W	
ΨЈВ	Junction-to-board characterization parameter	65.2	154.9	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	R SUPPLIES (V _{CC})					
V _{CC}	V _{CC} operating voltage		2.5		38	V
		ND, FD Versions V _{CC} = 2.5V to 38V, T _A = 25°C		1.5		
	Operating augusts august	ND, FD Versions $V_{CC} = 2.5V$ to 38V, $T_A = T_{A, MAX}$ (1)		1.5	3.2	A
I _{CC}	Operating supply current	AD, AG, BC, FA Versions V _{CC} = 2.5V to 38V, T _A = 25°C		2.7		mA
		AD, AG, BC, FA Versions $V_{CC} = 2.5V$ to 38V, $T_A = T_{A, MAX}$ (1)		3	3.5	
	Power-on time	AD, AG, BC, ND versions		35	50	
t _{on}		FA, FD version		35	70	μs
OPEN D	DRAIN OUTPUT (OUT)				<u>"</u>	
_	FFT on marietanes	V _{CC} = 3.3V, I _O = 10mA, T _A = 25°C		22		_
r _{DS(on)}	FET on-resistance	$V_{CC} = 3.3V$, $I_{O} = 10mA$, $T_{A} = T_{A,MAX}$ (1)		36	50	Ω
I _{lkg(off)}	Off-state leakage current	Output Hi-Z			1	μA
PROTE	CTION CIRCUITS					
V _{CCR}	Reverse supply voltage		-22			V
I _{OCP}	Overcurrent protection level	OUT shorted V _{CC}	15	30	45	mA

⁽¹⁾ $T_{A, MAX}$ is 125°C for Q devices and 150°C for E devices (see Figure 8-1).

5.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN-DRAIN OUTPUT (OUT)						
t _d	Output delay time	B = B_{RP} – 10mT to B_{OP} + 10mT in 1 μ s		13	25	μs
t _r	Output rise time (10% to 90%)	R1 = $1k\Omega$, $C_O = 50pF$, $V_{CC} = 3.3V$		200		ns
t _f	Output fall time (90% to 10%)	R1 = $1k\Omega$, $C_O = 50pF$, $V_{CC} = 3.3V$		31		ns



5.7 Magnetic Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT ⁽¹⁾
Bandw	vidth		'		'	
f _{BW}	Bandwidth ⁽²⁾		20	30		kHz
DRV50	13FA, DRV5013FD: ±1.3 mT					
B _{OP}	Operate point; see Figure 6-2		-0.6	1.3	3.4	
B _{RP}	Release point; see Figure 6-2	T = 40°C to T (3)	-3.4	-1.3	0.6	mТ
B _{hys}	Hysteresis; B _{hys} = (B _{OP} – B _{RP})	$T_A = -40^{\circ}\text{C to } T_{A,\text{MAX}}$ (3)	1.2	2.6		mT
B _O	Magnetic offset; $B_O = (B_{OP} + B_{RP}) / 2$		-1.5	0	1.5	
DRV50	113AD: ±2.7 mT					
B _{OP}	Operate point; see Figure 6-2		1	2.7	5	
B _{RP}	Release point; see Figure 6-2	$T_{A} = -40^{\circ}\text{C to } T_{A,\text{MAX}}^{(3)}$	-5	-2.7	-1	mT
B _{hys}	Hysteresis; B _{hys} = (B _{OP} – B _{RP})	1A40 C to 1 _{A,MAX} (*)		5.4		1111
B _O	Magnetic offset; $B_O = (B_{OP} + B_{RP}) / 2$		-1.5	0	1.5	
DRV50	13ND: ±2.7 mT				'	
Ь	Operate point; see Figure 6-3	T _A = 25°C	2	2.7	3.3	
B _{OP}		$T_A = -40$ °C to $T_{A,MAX}$ (3)	1.5	2.7	3.6	
D	Pologge point: and Figure 6.2	T _A = 25°C	-3.3	-2.7	-2	
B _{RP}	Release point; see Figure 6-3	$T_A = -40$ °C to $T_{A,MAX}$ ⁽³⁾	-3.6	-2.7	-1.5	mT
R.	Hyetorosis: B. = (Box = Box)	T _A = 25°C	4.3	5.4		1111
B _{hys}	Hysteresis; $B_{hys} = (B_{OP} - B_{RP})$	$T_A = -40$ °C to $T_{A,MAX}$ ⁽³⁾	3	5.4		
B _O	Magnetic offset; $B_O = (B_{OP} + B_{RP}) / 2$	T _A = 25°C	-0.5	0	0.5	
0	Wagnetic Offset, B ₀ = (B ₀ p + B _R p) / 2	$T_A = -40$ °C to $T_{A,MAX}$ ⁽³⁾	-1	0	1	
DRV50	113AG: ±6 mT					
B _{OP}	Operate point	$T_A = -40^{\circ}\text{C to } T_{A,\text{MAX}}^{(3)}$	3	6	9	mT
B _{RP}	Release point	TA = 40 C to TA,MAX	-9	-6	-3	mT
B _{hys}	Hysteresis; $B_{hys} = (B_{OP} - B_{RP})$	$T_A = -40^{\circ}\text{C to } T_{A \text{ MAX}}^{(3)}$		12		mT
B _O	Magnetic offset; $B_O = (B_{OP} + B_{RP}) / 2$	TA = 40 C to TA,MAX	-1.5	0	1.5	mT
DRV50	113BC: ±12 mT					
B _{OP}	Operate point; see Figure 6-2		6	12	18	
B _{RP}	Release point; see Figure 6-2	$T_{A} = -40^{\circ}\text{C to } T_{A \text{ MAX}}^{(3)}$	-18	-12	-6	mT
B _{hys}	Hysteresis; $B_{hys} = (B_{OP} - B_{RP})$	TA - 40 O TO TA,MAX		24		1111
Bo	Magnetic offset; $B_O = (B_{OP} + B_{RP}) / 2$		-1.5	0	1.5	

^{(1) 1} mT = 10 Gauss.

 ⁽²⁾ Bandwidth describes the fastest changing magnetic field that can be detected and translated to the output.
 (3) T_{A, MAX} is 125°C for Q devices and 150°C for E devices (see Figure 8-1).

5.8 Typical Characteristics


T_A > 125°C data is valid for devices with the "E" temperature range designator only, (see Device Nomenclature)





5.8 Typical Characteristics (continued)


T_A > 125°C data is valid for devices with the "E" temperature range designator only, (see Device Nomenclature)



Submit Document Feedback

5.8 Typical Characteristics (continued)

T_A > 125°C data is valid for devices with the "E" temperature range designator only, (see Device Nomenclature)



6 Detailed Description

6.1 Overview


The DRV5013 device is a chopper-stabilized Hall sensor with a digital latched output for magnetic sensing applications. The DRV5013 device can be powered with a supply voltage ranging from 2.5 V to 38 V, and continuously withstand -22 V reverse-battery conditions. The DRV5013 device does not operate when -22 V to 2.4 V is applied to the V_{CC} pin (with respect to the GND pin). In addition, the device can withstand voltages up to 40 V for transient durations.

The field polarity is defined as follows: a south pole near the marked side of the package induces a positive magnetic flux density on the sensor, while a north pole near the marked side of the package induces a negative magnetic flux density on the sensor.

The output state is dependent on the magnetic flux density perpendicular to the package. A positive magnetic flux density greater than the operate point threshold, B_{OP}, causes the output to pull low for the AD, AG, BC and FA device versions (release high for the inverted ND and FD device versions). A negative magnetic flux density less than the release point threshold, B_{RP}, causes the output to release high for the AD, AG, BC and FA device versions (pull low for the inverted ND and FD device versions). Hysteresis is included in between the operate point and the release point to help prevent magnetic noise from accidentally tripping the output.

An external pullup resistor is required on the OUT pin. The OUT pin can be pulled up to V_{CC} , or to a different voltage supply. This allows for easier interfacing with controller circuits.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Field Direction Definition

Figure 6-1 illustrates that a positive magnetic flux density is defined as the presence of a south pole near the marked side of the package.




Figure 6-1. Field Direction Definition

6.3.2 Device Output

If the device is powered on with a magnetic flux density between B_{RP} and B_{OP} , then the device output is indeterminate and can either be Hi-Z or Low. If the magnetic flux density is greater than B_{OP} , then the output is pulled low (released high for the inverted ND and FD versions). If the magnetic flux density is less than B_{RP} , then the output is released high according to the output reference voltage and pullup resistor (pulled low for the inverted ND and FD versions).




Figure 6-2. Output State (FA, AD, AG, BC Versions) Figure 6-3. Inverted Output State (ND, FD Versions)

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

6.3.3 Power-On Time

After applying V_{CC} to the DRV5013 device, t_{on} must elapse before the OUT pin is valid. During the power-up sequence, the output is Hi-Z. A pulse as shown in Figure 6-4 and Figure 6-5 occurs at the end of t_{on} . This pulse can allow the host processor to determine when the DRV5013 output is valid after start-up. The power-up sequence, including the pulse, is the same for all device output versions (AD, AG, BC, FA, FD, ND). Case 1, 2, 3 and 4 below show examples of valid outputs for the non-inverted output versions (AD, AG, BC, FA). In Case 1 (Figure 6-4) and Case 2 (Figure 6-5), the output is defined assuming a constant magnetic flux density B > B_{OP} and B < B_{RP}.




Figure 6-4. Case 1: Power On When B > B_{OP}




Figure 6-5. Case 2: Power On When $B < B_{RP}$

If the device is powered on with the magnetic flux density $B_{RP} < B < B_{OP}$, then the device output is indeterminate and can either be Hi-Z or pulled low. During the power-up sequence, the output is held Hi-Z until t_{on} has elapsed. At the end of t_{on} , a pulse is given on the OUT pin to indicate that t_{on} has elapsed. After t_{on} , if the magnetic flux density changes such that $B_{OP} < B$, the output is released. Case 3 (Figure 6-6) and Case 4 (Figure 6-7) show examples of this behavior.




Figure 6-6. Case 3: Power On When $B_{RP} < B < B_{OP}$, Followed by $B > B_{OP}$




Figure 6-7. Case 4: Power On When $B_{RP} < B < B_{OP}$, Followed by $B < B_{RP}$



6.3.4 Output Stage

Figure 6-8 shows the DRV5013 open-drain NMOS output structure, rated to sink up to 30 mA of current. For proper operation, use Equation 1 to calculate the value of pullup resistor R1.

$$\frac{V_{ref} max}{30 mA} \le R1 \le \frac{V_{ref} min}{100 \mu A}$$
 (1)

The size of R1 is a tradeoff between the OUT rise time and the current when OUT is pulled low. A lower current is generally better, however faster transitions and bandwidth require a smaller resistor for faster switching.

In addition, make sure that the value of R1 > 500 Ω so that the output driver can pull the OUT pin close to GND.

V_{ref} is not restricted to V_{CC}. The allowable voltage range of this pin is specified in the Absolute Maximum Ratings.




Figure 6-8. NMOS Open-Drain Output

Select a value for C2 based on the system bandwidth specifications as shown in Equation 2.

$$2 \times f_{\text{BW}} \text{ (Hz)} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (2)

Most applications do not require this C2 filtering capacitor.

6.3.5 Protection Circuits

The DRV5013 device is fully protected against overcurrent and reverse-supply conditions. Table 6-1 lists a summary of the protection circuits.

Table 6-1. Protection Circuit Summary

FAULT	CONDITION	DEVICE	DESCRIPTION	RECOVERY
FET overload (OCP)	I _{SINK} ≥ I _{OCP}	Operating	Output current is clamped to I _{OCP}	I _O < I _{OCP}
Load dump	38 V < V _{CC} < 40 V	Operating	Device will operate for a transient duration	V _{CC} ≤ 38 V
Reverse supply	-22 V < V _{CC} < 0 V	Disabled	Device will survive this condition	V _{CC} ≥ 2.5 V

6.3.5.1 Overcurrent Protection (OCP)

An analog current-limit circuit limits the current through the FET. The driver current is clamped to I_{OCP} . During this clamping, the $r_{DS(on)}$ of the output FET is increased from the nominal value.

6.3.5.2 Load Dump Protection

The DRV5013 device operates at DC V_{CC} conditions up to 38 V nominally, and can additionally withstand V_{CC} = 40 V. No current-limiting series resistor is required for this protection.

6.3.5.3 Reverse Supply Protection

The DRV5013 device is protected in the event that the V_{CC} pin and the GND pin are reversed (up to –22 V).

Note

In a reverse supply condition, the OUT pin reverse-current must not exceed the ratings specified in the *Absolute Maximum Ratings*.

6.4 Device Functional Modes

The DRV5013 device is active only when V_{CC} is between 2.5 V and 38 V.

When a reverse supply condition exists, the device is inactive.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The DRV5013 device is used in magnetic-field sensing applications.

7.2 Typical Applications

7.2.1 Standard Circuit




Figure 7-1. Typical Application Circuit

7.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 7-1 as the input parameters.

Table 7-1. Design Parameters

<u></u>					
DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE			
Supply voltage	V _{CC}	3.2 to 3.4 V			
System bandwidth	f_{BW}	10 kHz			

7.2.1.2 Detailed Design Procedure

Submit Document Feedback

Table 7-2. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	V_{CC}	GND	A 0.01-μF (minimum) ceramic capacitor rated for V _{CC}
C2	OUT	GND	Optional: Place a ceramic capacitor to GND
R1	OUT	REF ⁽¹⁾	Requires a resistor pullup

⁽¹⁾ REF is not a pin on the DRV5013 device, but a REF supply-voltage pullup is required for the OUT pin; the OUT pin may be pulled up to V_{CC} .

7.2.1.2.1 Configuration Example

In a 3.3-V system, 3.2 V \leq V_{ref} \leq 3.4 V. Use Equation 3 to calculate the allowable range for R1.

$$\frac{V_{ref} max}{30 mA} \le R1 \le \frac{V_{ref} min}{100 \mu A}$$
 (3)

For this design example, use Equation 4 to calculate the allowable range of R1.

$$\frac{3.4 \text{ V}}{30 \text{ mA}} \le R1 \le \frac{3.2 \text{ V}}{100 \text{ }\mu\text{A}} \tag{4}$$

Therefore:

$$113 \Omega \le R1 \le 32 k\Omega \tag{5}$$

After finding the allowable range of R1 (Equation 5), select a value between 500 Ω and 32 k Ω for R1.

Assuming a system bandwidth of 10 kHz, use Equation 6 to calculate the value of C2.

$$2 \times f_{\text{BW}} \text{ (Hz)} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (6)

For this design example, use Equation 7 to calculate the value of C2.

$$2 \times 10 \text{ kHz} < \frac{1}{2\pi \times \text{R1} \times \text{C2}} \tag{7}$$

An R1 value of 10 k Ω and a C2 value less than 820 pF satisfy the requirement for a 10-kHz system bandwidth. A selection of R1 = 10 k Ω and C2 = 680 pF would cause a low-pass filter with a corner frequency of 23.4 kHz.

7.2.1.3 Application Curves




Figure 7-2. 10-kHz Switching Magnetic Field





Figure 7-3. 10-kHz Switching Magnetic Field





7.2.2 Alternative Two-Wire Application

For systems that require minimal wire count, the device output can be connected to V_{CC} through a resistor, and the total supplied current can be sensed near the controller.




Figure 7-5. 2-Wire Application

Current can be sensed using a shunt resistor or other circuitry.

7.2.2.1 Design Requirements

Table 7-3 lists the related design parameters.

Table 7-3. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	V _{CC}	12 V
OUT resistor	R1	1 kΩ
Bypass capacitor	C1	0.1 µF
Current when B < B _{RP}	I _{RELEASE}	About 3 mA
Current when B > B _{OP}	I _{OPERATE}	About 15 mA

7.2.2.2 Detailed Design Procedure

When the open-drain output of the device is high-impedance, current through the path equals the I_{CC} of the device (approximately 3 mA).

When the output pulls low, a parallel current path is added, equal to V_{CC} / (R1 + $r_{DS(on)}$). Using 12 V and 1 k Ω , the parallel current is approximately 12 mA, making the total current approximately 15 mA.

The local bypass capacitor C1 should be at least 0.1 μ F, and a larger value if there is high inductance in the power line interconnect.

7.3 Power Supply Recommendations

The DRV5013 device is designed to operate from an input voltage supply (VM) range between 2.5 V and 38 V. A $0.01-\mu F$ (minimum) ceramic capacitor rated for V_{CC} must be placed as close to the DRV5013 device as possible. Larger values of the bypass capacitor may be needed to attenuate any significant high-frequency ripple and noise components generated by the power source. TI recommends limiting the supply voltage variation to less than 50 mV_{PP}.

7.4 Layout

7.4.1 Layout Guidelines

The bypass capacitor should be placed near the DRV5013 device for efficient power delivery with minimal inductance. The external pullup resistor should be placed near the microcontroller input to provide the most stable voltage at the input; alternatively, an integrated pullup resistor within the GPIO of the microcontroller can be used.

Generally, using PCB copper planes underneath the DRV5013 device has no effect on magnetic flux, and does not interfere with device performance. This is because copper is not a ferromagnetic material. However, If nearby system components contain iron or nickel, they may redirect magnetic flux in unpredictable ways.

7.4.2 Layout Example




Figure 7-6. DRV5013 Layout Example



8 Device and Documentation Support

8.1 Device Support

8.1.1 Device Nomenclature

Figure 8-1 shows a legend for reading the complete orderable part numbers for the DRV5013.





Figure 8-1. Device Nomenclature

8.1.2 Device Markings



8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

Product Folder Links: DRV5013

20



8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision M (June 2024) to Revision N (July 2025)	Page
•	Added FD device information to the data sheet.	1
•	Added graphs to the Typical Characteristics section to include the DRV5013FD device version	7
•	Updated text to describe switching of output device version FD	
	Added text to the <i>Device Output</i> section to include the inverted output device version FD	
	Added text to the <i>Power-On Time</i> section concerning output device version FD	
	Updated legend to include inverted output device version FD	
_	Opuated legerid to include inverted output device version i D	
С	hanges from Revision L (February 2023) to Revision M (June 2024)	Page
•	Added ND device information to the data sheet	1
•	Changed the temperature condition statement in the Typical Characteristics section header	<mark>7</mark>
•	Added graphs to the <i>Typical Characteristics</i> section to include the DRV5013ND and DRV5013FA	
	device versions	7
•	Added text to the Overview section to highlight the differences between the inverted and non-inverted	ted output
	device versions	
	Changed the Field Direction Definition section	
	Added text to the <i>Device Output</i> section to highlight the differences between the inverted and non-	
	output device versions	
•	Added text to the <i>Power-On Time</i> section to highlight the differences between the inverted and nor output device versions	
	output do 100 Tolololo	12
С	hanges from Revision K (August 2019) to Revision L (February 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed table title from: Device Information to: Package Information	
•	Moved the Power Supply Recommendations and Layout sections to the Application and Implemen	

Copyright © 2025 Texas Instruments Incorporated



CI	hanges from Revision J (June 2019) to Revision K (August 2019)	Page
•	Changed T _J to show existing range is for Q version device in the Absolute Maximum Ratings table	
•	Added E version for T _J to the <i>Absolute Maximum Ratings</i> table	
•	Changed T _A to show existing range is for Q version device in the <i>Recommended Operating Conditions</i>	
•	Added E version for T _A to the <i>Recommended Operating Conditions</i> table	4
•	Changed I _{CC} test condition for T _A from 125 to T _{A,MAX} to highlight the differences between the E and Q version devices	5
•	Changed r _{DS(on)} test condition for T _A from 125 to T _{A,MAX} to highlight the difference between the E and C version devices)
•	Changed all test conditions for T _A max from 125 to T _{A,MAX} to highlight difference between the E and Q devices	
	Added new condition statement to <i>Typical Characteristics</i> section	
•	Added data up to 150°C to Figure 1, Figure 2, Figure 4, Figure 6, Figure 8, and Figure 10	
CI	hanges from Povision I (August 2019) to Povision I (June 2019)	Page
-	hanges from Revision I (August 2018) to Revision J (June 2019)	
_	Added TO-92 (LPE) package to data sheet	
CI	hanges from Revision H (September 2016) to Revision I (August 2018)	Page
•	Changed Power Supply Recommendations section	
CI	hanges from Revision G (August 2016) to Revision H (September 2016) Changed the power-on time for the FA version in the Electrical Characteristics table	Page
	panges from Povision E (May 2016) to Povision C (August 2016)	Page
	hanges from Revision F (May 2016) to Revision G (August 2016) Changed the maximum B _{OP} and the minimum B _{RP} for the FA version in the Magnetic Characteristics ta	
•	Added the <i>Layout</i> section	
CI	hanges from Revision E (February 2016) to Revision F (May 2016)	Page
	hanges from Revision E (February 2016) to Revision F (May 2016) Revised preliminary limits for the FA version	
_	Revised preliminary limits for the FA version	
CI	hanges from Revision D (December 2015) to Revision E (February 2016)	Page
•	Added the FA device option	
• —	Added the typical bandwidth value to Magnetic Characteristics table	6
CI	hanges from Revision C (September 2014) to Revision D (June 2015)	Page
•	Corrected body size of SOT-23 package and SIP package name to TO-92	
•	Added B _{MAX} to <i>Absolute Maximum Ratings</i>	
•	Removed table note from junction temperature	
•	Added Community Resources	
•	Updated package tape and reel options for M and blank	

Y	INSTRUM
www.t	i.com

C	Changes from Revision B (July 2014) to Revision C (September 2014)	Page
•	Updated high sensitivity options	1
•	Changed the max operating junction temperature to 150°C	4
•		eristics5
•		<mark>6</mark>
•		
•		
•	Updated Device Nomenclature	
C	Changes from Revision A (March 2014) to Revision B (June 2014)	Page
<u> </u>	Changed I _{OCP} MIN and MAX values from 20 and 40 to 15 and 45, respectively, in the <i>Electrical</i>	90
Ī	Characteristics	5
	Changed the MIN value for the ±2.3 mT B _{RP} parameter from –4 to –5 in the <i>Magnetic Characteristic</i>	
	Updated the hysteresis values for each device option in the <i>Magnetic Characteristics</i> table	
_	——————————————————————————————————————	
_	Changes from Revision * (March 2014) to Revision A (March 2014)	Page
_	· · · · · · · · · · · · · · · · · · ·	
•	Changed all references to Hall IC to Hall Effect Sensor	
•	Changed RPM Meter to Tachometers in the Applications list	
•	Changed the pewer on value from 60 to 60 pe in the 7 data 60 not	
•	onanged the type of the continual normal by to datput in the 1 min and to the table infilming	
•	Bolotod Carpat pin carront and changed viciniax to vici and voltage ramp rate for the cappity	
•	origing of the first the took contained for quite quit the outloaning originate table	
•	raded the bandwath parameter to magnetic characteriore table	
•	Shariged the Will Value for the 12.6 mt BRP parameter from 12.6 to 12.6 m the Magnetic Characters	
		6
•	Bolotou containen ciatement nom the Typical Characteriotics and changes an Tyte TA In the graph	_
	conditions	/
•	Bolotou Mannot Home and Time base hames, added contained to suprience of sace anning	•
	diagrams	
•	Added the R1 tradeoff and lower current text after the equation in the Output Stage section	
•	Added the C2 not required for most applications text after the second equation in the <i>Output Stage</i> Changed I _O to I _{SINK} in condition statement of FET overload fault condition in <i>Reverse Supply Protection</i>	
	section	15

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

8-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DRV5013ADQDBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	(+NLAD, 13AD, 1J52)
DRV5013ADQDBZR.A	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(+NLAD, 13AD, 1J52)
DRV5013ADQDBZT	Obsolete	Production	SOT-23 (DBZ) 3	-	-	Call TI	Call TI	-40 to 125	(+NLAD, 13AD, 1J52)
DRV5013ADQLPG	Active	Production	TO-92 (LPG) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAD
DRV5013ADQLPG.A	Active	Production	TO-92 (LPG) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAD
DRV5013ADQLPGM	Active	Production	TO-92 (LPG) 3	3000 AMMO	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAD
DRV5013ADQLPGM.A	Active	Production	TO-92 (LPG) 3	3000 AMMO	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAD
DRV5013AGQDBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	(+NLAG, 13AG, 1IW2)
DRV5013AGQDBZR.A	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(+NLAG, 13AG, 1IW2)
DRV5013AGQDBZT	Obsolete	Production	SOT-23 (DBZ) 3	-	-	Call TI	Call TI	-40 to 125	(+NLAG, 13AG, 1IW2)
DRV5013AGQLPG	Active	Production	TO-92 (LPG) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAG
DRV5013AGQLPG.A	Active	Production	TO-92 (LPG) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAG
DRV5013AGQLPGM	Active	Production	TO-92 (LPG) 3	3000 AMMO	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAG
DRV5013AGQLPGM.A	Active	Production	TO-92 (LPG) 3	3000 AMMO	Yes	SN	N/A for Pkg Type	-40 to 125	+NLAG
DRV5013BCELPE	Active	Production	TO-92 (LPE) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 150	1UVJ
DRV5013BCELPE.A	Active	Production	TO-92 (LPE) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 150	1UVJ
DRV5013BCELPEM	Active	Production	TO-92 (LPE) 3	3000 LARGE T&R	Yes	SN	N/A for Pkg Type	-40 to 150	1UVJ
DRV5013BCELPEM.A	Active	Production	TO-92 (LPE) 3	3000 LARGE T&R	Yes	SN	N/A for Pkg Type	-40 to 150	1UVJ
DRV5013BCQDBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	(+NLBC, 1IX2)
DRV5013BCQDBZR.A	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(+NLBC, 1IX2)
DRV5013BCQDBZT	Obsolete	Production	SOT-23 (DBZ) 3	-	-	Call TI	Call TI	-40 to 125	(+NLBC, 1IX2)
DRV5013BCQLPG	Active	Production	TO-92 (LPG) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 125	+NLBC
DRV5013BCQLPG.A	Active	Production	TO-92 (LPG) 3	1000 BULK	Yes	SN	N/A for Pkg Type	-40 to 125	+NLBC
DRV5013BCQLPGM	Active	Production	TO-92 (LPG) 3	3000 AMMO	Yes	SN	N/A for Pkg Type	-40 to 125	+NLBC
DRV5013BCQLPGM.A	Active	Production	TO-92 (LPG) 3	3000 AMMO	Yes	SN	N/A for Pkg Type	-40 to 125	+NLBC

-40 to 125

8-Aug-2025

13ND

DRV5013NDQDBZR.A

www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DRV5013FAQDBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(+NLFA, 1IZ2)
DRV5013FAQDBZR.A	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(+NLFA, 1IZ2)
DRV5013FDQDBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	13FD
DRV5013NDQDBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	13ND

Yes

SN

Level-1-260C-UNLIM

Active

3000 | LARGE T&R

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

Production

- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

SOT-23 (DBZ) | 3

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV5013:

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Aug-2025

Automotive : DRV5013-Q1


NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 11-Aug-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5013ADQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
DRV5013AGQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
DRV5013BCQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
DRV5013FAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
DRV5013FAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5013FDQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
DRV5013NDQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3




www.ti.com 11-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5013ADQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
DRV5013AGQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
DRV5013BCQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
DRV5013FAQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
DRV5013FAQDBZR	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5013FDQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
DRV5013NDQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.










SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.









NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.







IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated