





Texas Instruments

DRV3901-Q1 SLVSHL1 – OCTOBER 2023

DRV3901-Q1 Single Channel Squib Driver For Automotive EV Pyro-Fuse

1 Features

- AEC-Q100 qualified for automotive applications
 Temperature grade 1: -40°C to +125°C, T_A
- Functional Safety-Compliant
 - Developed for functional safety applications
 - Documentation to aid ISO26262 system design up to ASIL C
- Highly integrated squib driver solution targeted at automotive EV pyro-fuse application
 - Integration of power supplies, current regulation, diagnostics, and safety functions
 - SPI or HW pin-based triggering for flexible interface options and rapid firing reaction
 - Diagnostic functions for system energy reservoir capacitor and squib health monitoring
 - Built-in-self-test and diagnostic functions for power supplies, interfaces, drivers, and monitors
 - Architecture for reliable operation with redundant power supplies, low-side and highdriver drivers, and secondary monitoring logic
- Up to 28-V (40-V abs. max) operating voltage
- Compact HVSSOP-28 (DGQ) leaded package
- Two-wire load interface with protected, current controlled high-side and protected secondary low-side switches
- Integrated charge pump for minimal MOSFET drop out voltage
- 4-wire, addressable, 24-bit SPI with CRC protection
 - Allows multiple device to operate on the same SPI
 - Allows for broadcast commands to multiple devices.
- Configurable deployment currents (1.2 A / 2 ms, 1.75 A / 0.5 ms, up to 3.4 A / 0.5 ms)
- Configurable deployment interface options
- 2-pin HW trigger with PWM or level signaling
- Protected SPI command with CRC
- Comprehensive off-state diagnostics
 - Device built-in-self-test
 - Driver output and switch test
 - Interface test
 - Energy reservoir capacitor test
 - Squib resistance test
- Configurable fault indicator (nFAULT)

2 Applications

- Squib driver
- Automotive EV pyro-fuse
- Battery disconnect unit
- Battery junction box

Package Information

PART NUMBER ⁽¹⁾	PACKAGE	PACKAGE SIZE (NOM) ⁽²⁾		
DRV3901-Q1	HVSSOP (28)	7.3 mm X 4.9 mm		

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length x width) is a nominal value and includes pins, where applicable.

Device Information

KEY FEATURES
Protected High-Side and Low-Side Architecture
Configurable Deploy Current Options
Direct Hardware Pin Trigger Interface
Energy Reservoir Capacitor Diagnostic
Comprehensive Off-State Diagnostics
Addressable 24-Bit SPI



3 Description


The DRV3901-Q1 is a highly integrated squib driver intended for automotive EV pyro-fuse applications. It includes the power supplies, current sensing and regulation, and diagnostics and protection functions needed to drive a squib load. It incorporates several key functions unique to the device that are different from traditional squib drivers. These functions include a hardware pin trigger interface, an energy reservoir capacitor diagnostic, an addressable SPI, and optimized driver stage with integrated charge pump and additional deployment current options.

The hardware pin trigger (TRGx) interface allows for a deployment command to be issued directly in hardware to the DRV3901-Q1. This allows the flexiblity to either trigger the deployment with MCU hardware pins, directly with an overcurrent sensor, or through other external hardware circuit monitors. The hardware trigger pins support a 2-pin interface with both threshold or PWM based options to ensure robustness against miss deployment while still providing flexiblity to support a variety of interface options. Additionally, CRC protected deployment commands can be sent through the SPI bus as a secondary method.

To support a diagnostic for the system energy reservoir capacitor, the DRV3901-Q1 integrates a switch and monitor circuit to be able to bias and monitor the discharge voltage of the reservoir capacitor. This enables the device and the external MCU to detect a loss/failure of the reservoir capacitor or its approximate value in normal operation.

An addressable SPI, allow multiple devices to be controlled on a shared SPI bus. In addition to reducing required MCU resources, the addressable SPI incorporates a broadcast command structure that allows multiple drivers to be coordinated to trigger simultaneously or with staggered delays. The SPI incorporate multiple robustness functions including a CRC, address readback capability, and various bus fault detection mechanisms.

The power stage utilizes a protected high-side and low-side switch to ensure robustness against unintended driving due to a variety of fault conditions. An integrated charge pump ensures minimal drop out voltage across the switches during deployment to enable operation down to low supply voltages. A wide variety of deployment options are available to optimize for different types of squib loads or for specific application requirements.



Simplified Schematic



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
, , , , , , , , , , , , , , , , , , , ,	

5 Mechanical Packaging and Orderable Information	4
5.1 Package Option Addendum	5
5.2 Tape and Reel Information	.6

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2023	*	Initial Release



5 Mechanical Packaging and Orderable Information



5.1 Package Option Addendum

Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁶⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
DRV3901QDG QRQ1	ACTIVE	HVSSOP	DGQ	28	2500	RoHS & Green	NIPDAU	Level-3-260C-1 68 HR	-40 to 125	3901

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



5.2 Tape and Reel Information








Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV3901QDGQRQ1	HVSSOP	DGQ	28	2500	356	356	35





NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

exceed 0.15 mm per side.4. No JEDEC registration as of September 2020.5. Features may differ or may not be present.






EXAMPLE BOARD LAYOUT

PowerPAD[™]VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).

- Size of metal pad may vary due to creepage requirement.
 Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



DGQ0028A




EXAMPLE STENCIL DESIGN

PowerPAD[™]VSSOP - 1.1 mm max height

DGQ0028A

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 12. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DRV3901QDGQRQ1	Active	Production	HVSSOP (DGQ) 28	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	3901
DRV3901QDGQRQ1.A	Active	Production	HVSSOP (DGQ) 28	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	3901

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV3901QDGQRQ1	HVSSOP	DGQ	28	2500	330.0	16.4	5.5	7.4	1.45	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV3901QDGQRQ1	HVSSOP	DGQ	28	2500	353.0	353.0	32.0

DGQ 28


GENERIC PACKAGE VIEW

HVSSOP - 1.1 mm max height

3 x 7.1, 0.5 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DGQ0028A

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
 5. Features may differ or may not be present.




DGQ0028A

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).

9. Size of metal pad may vary due to creepage requirement.

10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




DGQ0028A

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated