

## DRV2911-Q1 Full-Bridge PWM Input Piezo Driver for Ultrasonic Lens Cleaning

## 1 Features

- AEC-Q100 qualified for automotive applications
  - Temperature grade 1: –40°C ≤ TA ≤ 125°C
  - \_ Wettable flank package
- 2-Channel half bridge driver
  - PWM-inputs for each half bridge control
  - Overcurrent protection
  - Supports up to 200kHz PWM frequency
- 5V to 35V operating voltage (40V abs max)
- High output current capability: 8A Peak
- Low MOSFET on-state resistance
  - 95m $\Omega$  (typ.) R<sub>DS(ON)</sub> (HS + LS) at T<sub>A</sub> = 25°C
- Low power sleep mode
  - 2.5µA (max.) at V<sub>PVDD</sub> = 13.5V, T<sub>A</sub> = 25°C
- Supports 1.8V, 3.3V, and 5V logic inputs
- Built-in 3.3V, 30mA LDO regulator
- Integrated protection features
  - Supply undervoltage lockout (UVLO)
  - Charge pump undervoltage (CPUV)
  - Overcurrent protection (OCP)
  - Thermal warning and shutdown (OTW/OTSD)
  - Fault condition indication pin (FAULTZ)

## 2 Applications

- Automotive Thermal Camera
- Camera module without processing
- ٠ Mirror replacement/camera mirror system
- Rear Camera
- Surround view system ECU

## **3 Description**

DRV2911-Q1 integrates two H-bridges for driving piezo-based Lens Cover Systems, LCS, up to 40V absolute maximum capability while maintaining a very low R<sub>DS(ON)</sub> to reduce switching losses. DRV2911-Q1 integrates a power management LDO (3.3V / 30mA) and buck converter (5V to 5.7V, ≤200mA) that can be used to power external circuits like the Ultrasonic Lens Cleaning (ULC) controller, ULC1001.


Each output driver channel consists of N-channel power MOSFETs configured in a half-bridge configuration. Two independent PWM inputs drive each half-bridge. The DRV2911-Q1 includes a 30mA, 3.3V LDO regulator.

Several protection features including supply undervoltage lockout (UVLO), charge pump undervoltage (CPUV), overcurrent protection (OCP), over-temperature warning (OTW), and overtemperature shutdown (OTSD) are integrated into DRV2911-Q1 to protect the device and system against fault events. Fault conditions are indicated by the FAULTZ pin. The fault pin can also be tied to the controller device, like ULC1001-Q1, where a fault can be recognized over I2C.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
DRV2911-Q1	VQFN (40)	7mm x 5mm

- For all available packages, see Section 10. (1)
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.



### Simplified Application




## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	
5 Specifications	5
5.1 Absolute Maximum Ratings	<b>5</b>
5.2 ESD Ratings Auto	5
5.3 Recommended Operating Conditions	5
5.4 Thermal Information	<mark>6</mark>
5.5 Electrical Characteristics	<mark>6</mark>
5.6 Typical Characteristics	10
6 Detailed Description	11
6.1 Overview	11
6.2 Functional Block Diagram	12
6.3 Feature Description	13
6.4 Device Functional Modes	

7 Application and Implementation	. 29
7.1 Application Information	
7.2 Typical Applications	
7.3 Power Supply Recommendations	.33
7.4 Layout	. 34
8 Device and Documentation Support	.37
8.1 Third-Party Products Disclaimer	. 37
8.2 Documentation Support	. 37
8.3 Receiving Notification of Documentation Updates	.37
8.4 Support Resources	. 37
8.5 Trademarks	.37
8.6 Electrostatic Discharge Caution	.37
8.7 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 37



## **4** Pin Configuration and Functions





	PIN TYPE <sup>(1)</sup>		DESCRIPTION		
NAME	NO.		DESCRIPTION		
NC	1, 19, 20, 38, 39, 40	NC	No connection, open.		
AGND	2, 26, 31, 32, 36	GND	Device analog ground. Refer to Section 7.4.1 for connecting recommendations.		
FB_BK	3	PWR I	Feedback for buck regulator. Connect to buck regulator output after the inductor/resistor.		
GND_BK	4	GND	Buck regulator ground. Refer to Section 7.4.1 for connection recommendations.		
SW_BK	5	PWR O	Buck switch node. Connect this pin to an inductor or resistor.		
CPL	6	PWR	arge pump switching node. Connect a X5R or X7R, 47nF, ceramic capacitor between		
СРН	7	PWR	the CPH and CPL pins. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.		
СР	8	PWR O	harge pump output. Connect a X5R or X7R, 1-µF, 16V ceramic capacitor between the P and PVDD pins.		
PVDD	9, 10, 11	PWR I	Power supply. Connect to supply voltage; bypass to PGND with two $0.1\mu$ F capacitors (for each pin) plus one bulk capacitor rated for PVDD. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.		
PGND	12, 15, 18	GND	Device power ground. Refer to Section 7.4.1 for connections recommendation.		
OUTA	13, 14	PWR O	Half bridge output A.		
OUTB	16, 17	PWR O	Half bridge output B.		
OUTOFF	21	I	When this pin is logic high the four MOSFETs in the power stage are turned OFF making all outputs Hi-Z.		

#### **Table 4-1. Pin Functions**



	PIN		DESCRIPTION		
NAME	NO.		DESCRIPTION		
FAULTZ	22	0	Fault indicator. Pulled logic-low with fault condition; Open-drain output requires an external pull-up resistor to AVDD or an external source. Ensure that FAULTZ is pulled > 2.2V on power up.		
RESETZ	23	I	Driver RESETZ. When this pin is logic low, the device goes into a low-power sleep mode. A 20 to 40µs low pulse can be used to reset fault conditions without entering sleep mode.		
VSEL_BK	24	I	Buck output voltage setting. This pin is a 2-level input pin set by an external resistor. Refer to Figure 6-2.		
AVDD	25, 28, 30	PWR O	3.3V internal regulator output. Connect an X5R or X7R, $1-\mu$ F, 6.3-V ceramic capacitor between the AVDD (near pin 25) and AGND pins. This regulator can source up to 30 mA externally.		
PWMA	27	I	PWM input for half-bridge A control.		
PWMB	29	I	PWM input for half-bridge B control.		
RBIAS	33	I	Tie $47k\Omega$ resistor to AVDD.		
SLEW	34	I	Slew rate control setting. This pin is a 4-level input pin set by an external resistor. Refer to Figure 6-2.		
OCP	35	I	OCP level control setting. Refer to Figure 6-2.		
VREF	37	PWR	Connect a X5R or X7R, 0.1 $\mu$ F, 6.3V ceramic capacitor between the VREF and AGND pins.		
Thermal pad		GND	Must be connected to analog ground.		

(1) I = input, O = output, GND = ground pin, PWR = power, NC = no connect



## **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Power supply pin voltage (PVDD)	-0.3	40	V
Power supply voltage ramp (PVDD)		4	V/µs
Voltage difference between ground pins (GND_BK, PGND, AGND)	-0.3	0.3	V
Charge pump voltage (CPH, CP)	-0.3	V <sub>PVDD</sub> + 6	V
Charge pump negative switching pin voltage (CPL)	-0.3	V <sub>PVDD</sub> + 0.3	V
Switching regulator pin voltage (FB_BK)	-0.3	6	V
Switching node pin voltage (SW_BK)	-0.3	V <sub>PVDD</sub> + 0.3	V
Analog regulator pin voltage (AVDD)	-0.3	4	V
Logic pin input voltage (OUTOFF, PWMx, RESETZ)	-0.3	5.75	V
Logic pin output voltage (FAULTZ)	-0.3	5.75	V
Output pin voltage (OUTA, OUTB)	-1	V <sub>PVDD</sub> + 1	V
Ambient temperature, T <sub>A</sub>	-40	125	°C
Junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings Auto

				VALUE	UNIT
Electrostatic	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2		±2000		
V <sub>(ESD)</sub> discharge		scharge Charged device model (CDM), per AEC Q100-011	Corner pins	±750	V
		CDM ESD Classification Level C4B	Other pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **5.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>PVDD</sub>	Power supply voltage	V <sub>PVDD</sub>	4.5	24	35	V
f <sub>PWM</sub>	Output PWM frequency	OUTA, OUTB			200	kHz
I <sub>OUT</sub> <sup>(1)</sup>	Peak output current	OUTA, OUTB			8	А
V <sub>IN</sub>	Logic input voltage	OUTOFF, PWMx, RESETZ	-0.1		5.5	V
V <sub>OD</sub>	Open drain pullup voltage	FAULTZ	-0.1		5.5	V
I <sub>OD</sub>	Open drain output current	FAULTZ			5	mA
V <sub>VREF</sub>	Voltage reference pin voltage	VREF	2.8		AVDD	V
T <sub>A</sub>	Operating ambient temperature		-40		125	°C
TJ	Operating Junction temperature		-40		150	°C

(1) Power dissipation and thermal limits must be observed



## **5.4 Thermal Information**

		DRV2911-Q1	
	THERMAL METRIC <sup>(1)</sup>	VQFN (RGF)	UNIT
		40 Pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	25.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	15.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **5.5 Electrical Characteristics**

 $T_J = -40^{\circ}C$  to +150°C,  $V_{PVDD} = 4.5$  to 35 V (unless otherwise noted). Typical limits apply for  $T_A = 25^{\circ}C$ ,  $V_{PVDD} = 24$  V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES	· · ·				
		V <sub>PVDD</sub> > 6 V, RESETZ = 0, T <sub>A</sub> = 25 °C		1.5	2.5	μA
I <sub>PVDDQ</sub>	PVDD sleep mode current	RESETZ = 0		2.5	5	μA
I <sub>PVDDS</sub>	PVDD standby mode current	V <sub>PVDD</sub> > 6 V, RESETZ = 1, PWMx = 0, I <sub>BK</sub> = 0, T <sub>A</sub> = 25 °C		5	6	mA
		RESETZ = 1, PWMx = 0, I <sub>BK</sub> = 0		6	10	mA
		V <sub>PVDD</sub> > 6 V, RESETZ = 1, f <sub>PWM</sub> = 25 kHz, T <sub>A</sub> = 25 °C		11	13	mA
I <sub>PVDD</sub>	PVDD operating mode current	V <sub>PVDD</sub> > 6 V, RESETZ = 1, f <sub>PWM</sub> = 200 kHz, T <sub>A</sub> = 25 °C		19	22	mA
		RESETZ =1, f <sub>PWM</sub> = 25 kHz		12	17	mA
		RESETZ =1, f <sub>PWM</sub> = 200 kHz		18	30	mA
V <sub>AVDD</sub>	Analog regulator voltage	$0 \text{ mA} \le I_{\text{AVDD}} \le 30 \text{ mA}$	3.1	3.3	3.465	V
I <sub>AVDD</sub>	External analog regulator load				30	mA
V <sub>VCP</sub>	Charge pump regulator voltage	VCP with respect to PVDD	3.6	4.7	5.25	V
t <sub>WAKE</sub>	Wakeup time	V <sub>PVDD</sub> > V <sub>UVLO</sub> , RESETZ = 1 to outputs ready and FAULTZ released			1	ms
t <sub>SLEEP</sub>	Sleep Pulse time	RESETZ = 0 period to enter sleep mode	120			μs
t <sub>RST</sub>	Reset Pulse time	RESETZ = 0 period to reset faults	20		40	μs
BUCK RE	EGULATOR					
		$V_{PVDD} > 6 V$ , 0 mA $\leq I_{BK} \leq 200$ mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	V
V <sub>BK</sub>	Buck regulator average voltage (L <sub>BK</sub> = 47 µH, C <sub>BK</sub> = 22 µF)	$V_{PVDD}$ > 6.7 V, 0 mA ≤ $I_{BK}$ ≤ 200 mA, VSEL_BK pin tied to AVDD	5.2	5.7	5.8	V
		V <sub>PVDD</sub> < 6.0 V, 0 mA ≤ I <sub>BK</sub> ≤ 200 mA	I	V <sub>PVDD</sub> - <sub>вк</sub> *(R <sub>LBK</sub> + 2) <sup>(1)</sup>		V
		$V_{PVDD} > 6 V$ , 0 mA $\leq I_{BK} \leq 50$ mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	V
V <sub>BK</sub>	Buck regulator average voltage ( $I_{PV} = 22 \text{ µH} C_{PV} = 22 \text{ µF}$ )	$V_{PVDD}$ > 6.7 V, 0 mA ≤ $I_{BK}$ ≤ 50 mA, VSEL_BK pin tied to AVDD	5.2	5.7	5.8	V
	(L <sub>BK</sub> = 22 μH, C <sub>BK</sub> = 22 μF)	V <sub>PVDD</sub> < 6.0 V, 0 mA ≤ I <sub>BK</sub> ≤ 50 mA	I	V <sub>PVDD</sub> - <sub>BK</sub> *(R <sub>LBK</sub> + 2) <sup>(1)</sup>		V



	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		$V_{PVDD}$ > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 40 mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	V
V <sub>BK</sub>	Buck regulator average voltage (R <sub>BK</sub> = 22 Ω, C <sub>BK</sub> = 22 μF)	$V_{PVDD}$ > 6.7 V, 0 mA $\leq I_{BK} \leq$ 40 mA, VSEL_BK pin tied to AVDD	5.2	5.7	5.8	V
		$V_{PVDD}$ < 6.0 V, 0 mA ≤ $I_{BK}$ ≤ 40 mA		$V_{PVDD}$ - $I_{BK}^{*}(R_{BK}^{+2})$		V
		$V_{PVDD}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 200 mA, Buck regulator with inductor, $L_{BK}$ = 47 uH, $C_{BK}$ = 22 µF	-100		100	mV
V <sub>BK_RIP</sub>	Buck regulator ripple voltage	$V_{PVDD}$ > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 50 mA, Buck regulator with inductor, L <sub>BK</sub> = 22 uH, C <sub>BK</sub> = 22 µF	-100		100	mV
		$V_{PVDD}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 50 mA, Buck regulator with resistor; $R_{BK}$ = 22 $\Omega$ , $C_{BK}$ = 22 $\mu$ F	-100		100	mV
		L <sub>BK</sub> = 47 uH, C <sub>BK</sub> = 22 μF			200 – I <sub>AVDD</sub>	mA
I <sub>BK</sub>	External buck regulator load	L <sub>BK</sub> = 22 uH, C <sub>BK</sub> = 22 μF			50 – I <sub>AVDD</sub>	mA
		R <sub>BK</sub> = 22 Ω, C <sub>BK</sub> = 22 μF			40 – I <sub>AVDD</sub>	mA
f <sub>sw_вк</sub>	Buck regulator switching frequency	Regulation Mode	20		535	kHz
SW_DK		Linear Mode	20		535	kHz
	Buck regulator undervoltage lockout	V <sub>BK</sub> rising, VSEL_BK pin to Hi-Z	2.7	2.8	2.9	V
V <sub>BK_UV</sub>		V <sub>BK</sub> falling, VSEL_BK pin to Hi-Z	2.5	2.6	2.7	V
BIC_OV		V <sub>BK</sub> rising, VSEL_BK pin tied to AVDD	4.2	4.4	4.55	V
		V <sub>BK</sub> falling, VSEL_BK pin tied to AVDD	4.0	4.2	4.35	V
V <sub>BK_UV_HYS</sub>	Buck regulator undervoltage lockout hysteresis	Rising to falling threshold	90	200	320	mV
I <sub>BK_CL</sub>	Buck regulator Current limit threshold		360	600	900	mA
I <sub>BK_OCP</sub>	Buck regulator Overcurrent protection trip point		2	3	4	А
t <sub>BK_RETRY</sub>	Overcurrent protection retry time		0.7	1	1.3	ms
LOGIC-LEV	EL INPUTS (OUTOFF, PWMx, RESETZ)					
V <sub>IL</sub>	Input logic low voltage		0		0.6	V
V <sub>IH</sub>	Input logic high voltage	Other Pins	1.5		5.5	V
	· · · · · · · · · · · · · · · · · · ·	RESETZ	1.6		5.5	V
V <sub>HYS</sub>	Input logic hysteresis	Other Pins	180	300	420	mV
		RESETZ	95	250	420	mV
IIL	Input logic low current	$V_{\text{PIN}}$ (Pin Voltage) = 0 V	-1		1	μΑ
Ін	Input logic high current	RESETZ, $V_{PIN}$ (Pin Voltage) = 5 V	10		30	μΑ
		Other pins, V <sub>PIN</sub> (Pin Voltage) = 5 V	30		75	μΑ
R <sub>PD</sub>	Input pulldown resistance	RESETZ Other pins	150 70	200	300 130	kΩ kΩ
C <sub>ID</sub>	Input capacitance			30		pF
	EL INPUTS (SLEW)	1				•
V <sub>L1</sub>	Input mode 1 voltage (25V/µs)	Tied to AGND	0		0.2*AVD D	V
	1					

 $T_J = -40^{\circ}$ C to +150°C,  $V_{PVDD} = 4.5$  to 35 V (unless otherwise noted). Typical limits apply for  $T_A = 25^{\circ}$ C,  $V_{PVDD} = 24$  V



$T_{\rm J}$ = –40°C to +150°C, $V_{\rm PVDD}$ = 4.5 to 35 V (unless	is otherwise noted). Typical limits apply for $T_A = 25^{\circ}C$ , $V_{PVDD} = 24 V$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>L2</sub>	Input mode 2 voltage (50V/µs)	Hi-Z	0.27*AV DD	0.5*AVDD	0.545*AV DD	V
V <sub>L3</sub>	Input mode 3 voltage (125V/µs)	47 kΩ +/- 5% tied to AVDD	0.606*AV DD	0.757*AVD D	0.909*AV DD	V
$V_{L4}$	Input mode 4 voltage (200V/µs)	Tied to AVDD	0.945*AV DD		AVDD	V
R <sub>PU</sub>	Input pullup resistance	To AVDD	70	100	130	kΩ
R <sub>PD</sub>	Input pulldown resistance	To AGND	70	100	130	kΩ
TWO-LEV	EL INPUTS (VSEL_BK)					
V <sub>L1</sub>	Input mode 1 voltage (5.0V)	Hi-Z	0.27*AV DD	0.5*AVDD	0.545*AV DD	V
V <sub>L2</sub>	Input mode 2 voltage (5.7V)	Tied to AVDD	0.945*AV DD		AVDD	V
R <sub>PU</sub>	Input pullup resistance	To AVDD	70	100	130	kΩ
R <sub>PD</sub>	Input pulldown resistance	To AGND	70	100	130	kΩ
TWO-LEV	EL INPUTS (OCP)					
V <sub>L1</sub>	Input mode 1 voltage (16A limit)	Tied to AGND	0		0.09*AV DD	V
V <sub>L2</sub>	Input mode 2 voltage (24A limit)	22 k $\Omega$ ± 5% to AGND	0.12*AV DD	0.15*AVDD	0.55*AV DD	V
R <sub>PU</sub>	Input pullup resistance	To AVDD	80	100	120	kΩ
R <sub>PD</sub>	Input pulldown resistance	To AGND	80	100	120	kΩ
OPEN-DR	AIN OUTPUTS (FAULTZ)					
V <sub>OL</sub>	Output logic low voltage	I <sub>OD</sub> = 5 mA			0.4	V
I <sub>OH</sub>	Output logic high current	V <sub>OD</sub> = 5 V	_1		1	μA
C <sub>OD</sub>	Output capacitance				30	pF
DRIVER C	UTPUTS	·	•			
		V <sub>PVDD</sub> > 6 V, I <sub>OUT</sub> = 1 A, T <sub>A</sub> = 25°C		95	120	mΩ
<b>D</b>	Total MOSFET on resistance (High-side	V <sub>PVDD</sub> < 6 V, I <sub>OUT</sub> = 1 A, T <sub>A</sub> = 25°C		105	130	mΩ
R <sub>DS(ON)</sub>	+ Low-side)	V <sub>PVDD</sub> > 6 V, I <sub>OUT</sub> = 1 A, T <sub>J</sub> = 150 °C		140	185	mΩ
		V <sub>PVDD</sub> < 6 V, I <sub>OUT</sub> = 1 A, T <sub>J</sub> = 150 °C		145	190	mΩ
		V <sub>PVDD</sub> = 24 V, SLEW pin tied to AGND	14	25	45	V/µs
	Phase pin slew rate switching low to high	V <sub>PVDD</sub> = 24 V, SLEW pin to Hi-Z	30	50	80	V/µs
SR	(Rising from 20 % to 80 %)	$V_{PVDD}$ = 24 V, SLEW pin to 47 k $\Omega$ +/- 5% to AVDD	80	125	185	V/µs
		V <sub>PVDD</sub> = 24 V, SLEW pin tied to AVDD	130	200	280	V/µs
		V <sub>PVDD</sub> = 24 V, SLEW pin tied to AGND	14	25	45	V/µs
SR	Phase pin slew rate switching high to low	V <sub>PVDD</sub> = 24 V, SLEW pin to Hi-Z	30	50	80	V/µs
	(Falling from 80 % to 20 %)	$V_{PVDD}$ = 24 V, SLEW pin to 47 k $\Omega$ +/- 5% to AVDD	80	125	185	V/µs
		V <sub>PVDD</sub> = 24 V, SLEW pin tied to AVDD	110	200	280	V/µs
	Leakage current on OUTx	$V_{OUTx} = V_{PVDD}$ , RESETZ = 1			5	mA
I <sub>LEAK</sub>	Leakage current on OUTx	V <sub>OUTx</sub> = 0 V, RESETZ = 1			1	μA




	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{PVDD}$ = 24 V, SR = 25 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		1800	3400	ns
t	Output dead time (high to low / low to	$V_{PVDD}$ = 24 V, SR = 50 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		1100	1550	ns
<sup>I</sup> DEAD	high)	$V_{PVDD}$ = 24 V, SR = 125 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		650	1000	ns
		$V_{PVDD}$ = 24 V, SR = 200 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		500	750	ns
		$V_{PVDD}$ = 24 V, INHx/INLx = 1 to OUTx transition, SR = 25 V/µs		2000	4550	ns
+	Propagation delay (high-side / low-side	$V_{PVDD}$ = 24 V, INHx/INLx = 1 to OUTx transition, SR = 50V/µs		1200	2150	ns
t <sub>PD</sub>	ON/OFF)	V <sub>PVDD</sub> = 24 V, INHx/INLx = 1 to OUTx transition, SR = 125 V/μs		800	1350	ns
		V <sub>PVDD</sub> = 24 V, INHx/INLx = 1 to OUTx transition, SR = 200 V/μs		650	1050	ns
t <sub>MIN_PULSE</sub>	Minimum output pulse width	SR = 200 V/µs	600			ns
PROTECTIO	ON CIRCUITS	1				
. <i>.</i>		PVDD rising	4.3	4.4	4.5	V
V <sub>UVLO</sub>	Supply undervoltage lockout (UVLO)	PVDD falling	4.1	4.2	4.3	V
V <sub>UVLO_HYS</sub>	Supply undervoltage lockout hysteresis	Rising to falling threshold	140	200	350	mV
t <sub>UVLO</sub>	Supply undervoltage lockout deglitch time		3	5	7	μs
V	Charge pump undervoltage lockout	Supply rising	2.3	2.5	2.7	V
V <sub>CPUV</sub>	(above PVDD)	Supply falling	2.2	2.4	2.6	V
V <sub>CPUV_HYS</sub>	Charge pump UVLO hysteresis	Rising to falling threshold	75	100	140	mV
V		Supply rising	2.7	2.85	3	V
V <sub>AVDD_UV</sub>	Analog regulator undervoltage lockout	Supply falling	2.5	2.65	2.8	V
V <sub>AVDD_</sub> uv_hys	Analog regulator undervoltage lockout hysteresis	Rising to falling threshold	180	200	240	mV
I <sub>OCP</sub>	Overcurrent protection trip point	OCP pin tied to AGND	10	16	22	А
I <sub>OCP</sub>	Overcurrent protection trip point	OCP pin tied to 22 k $\Omega$ ±5% to AGND	15	24	30	А
t <sub>OCP</sub>	Overcurrent protection deglitch time		0.06	0.3	0.6	μs
t <sub>RETRY</sub>	Overcurrent protection retry time		4	5	6	ms
T <sub>OTW</sub>	Thermal warning temperature	Die temperature (T <sub>J</sub> )	135	145	155	°C
T <sub>OTW_HYS</sub>	Thermal warning hysteresis	Die temperature (T <sub>J</sub> )	15	20	26	°C
T <sub>TSD</sub>	Thermal shutdown temperature	Die temperature (T <sub>J</sub> )	170	180	190	°C
T <sub>TSD_HYS</sub>	Thermal shutdown hysteresis	Die temperature (T <sub>J</sub> )	15	20	25	°C
T <sub>TSD_FET</sub>	Thermal shutdown temperature (FET)	Die temperature (T <sub>J</sub> )	165	175	187	°C
T <sub>TSD_FET_HY</sub> s	Thermal shutdown hysteresis (FET)	Die temperature (T <sub>J</sub> )	18	25	30	°C
	1	1				

 $T_J = -40^{\circ}$ C to +150°C,  $V_{PVDD} = 4.5$  to 35 V (unless otherwise noted). Typical limits apply for  $T_A = 25^{\circ}$ C,  $V_{PVDD} = 24$  V

(1)  $R_{LBK}$  is resistance of inductor  $L_{BK}$ 



## **5.6 Typical Characteristics**





## 6 Detailed Description

## 6.1 Overview

The DRV2911-Q1 device is a one-channel differential piezo driver with integrated fault protection. The device reduces system footprint and complexity by integrating two half-bridge MOSFETs, gate drivers, charge pumps, and a linear regulator for driving the piezo-based Lens Cover System, LCS. A simple hardware interface allows for configuring the settings through fixed external resistors.


The architecture uses an internal state machine to protect against short-circuit events and control the slew rate of the internal power MOSFETs.


The DRV2911-Q1 provides a wide range of integrated protection features including power-supply undervoltage lockout (UVLO), charge-pump undervoltage lockout (CPUV), overcurrent protection (OCP), AVDD undervoltage lockout (AVDD\_UV), and overtemperature warning and shutdown (OTW and OTSD). Fault events are indicated by the FAULTZ pin, which can be tied to the ULC1001-Q1 controller device or host controller.

The DRV2911-Q1 device is available in 0.5mm pin pitch, VQFN surface-mount packages with wettable flanks. The VQFN package size is 7mm × 5mm.



## 6.2 Functional Block Diagram





## 6.3 Feature Description

Table 6-1 lists the recommended values of the external components for the driver.

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C <sub>PVDD1</sub>	PVDD	PGND	X5R or X7R, 0.1-µF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device
C <sub>PVDD2</sub>	PVDD	PGND	≥ 10-µF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device
C <sub>CP</sub>	СР	PVDD	X5R or X7R, 16-V, 1-µF
C <sub>FLY</sub>	СРН	CPL	X5R or X7R, 47-nF, TI recommends a capacitor voltage rating at least twice the normal operating voltage
C <sub>AVDD</sub>	AVDD	AGND	X5R or X7R, 1-μF, ≥ 6.3-V. In order for AVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.7-μF to 1.3-μF at 3.3-V across operating temperature.
C <sub>VREF</sub>	VREF	AGND	X5R or X7R, 0.1-µF, 6.3-V capacitor
R <sub>FAULTZ</sub>	AVDD	FAULTZ	5.1-kΩ, Pullup resistor
R <sub>BIAS</sub>	RBIAS	AVDD	47 kΩ, bias resistor
R <sub>SLEW</sub>	SLEW	AGND or AVDD	Slew rate hardware interface
R <sub>OCP</sub>	OCP	AGND	OCP hardware interface

#### Table 6-1. DRV2911-Q1 External Components

Note

TI recommends connecting the pull-up on FAULTZ even if it is not used to avoid undesirable entry into internal test mode. If an external supply is used to pull up FAULTZ, ensure that it is pulled to >2.2V on power up or the device will enter internal test mode.

### 6.3.1 Output Stage

The DRV2911-Q1 device consists of an integrated  $95m\Omega$  (combined high-side and low-side FET's on-state resistance) NMOS FETs connected in two half-bridge configurations. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS FETs across a wide operating voltage range in addition to providing 100% duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs. The device has three PVDD power-supply pins which are to be connected to the supply voltage.

#### 6.3.2 Hardware Interface

The hardware interface contains three configurable pins SLEW, OCP, and VSEL\_BK for controlling the driver output slew rate, over current protection level, and buck voltage, respectively. These pins allow the application designer to configure the device settings by tying each pin to logic high, logic low, floating, or pull-up to logic high with a suitable resistor. The hardware interface also contains the FAULTZ open-drain pin for reporting a driver fault.

- The SLEW pin configures the slew rate of the output voltage.
- The OCP pin is used to configure the over-current protection level.
- The VSEL\_BK pin is used to configure the buck output voltage level.
- The FAULTZ pin is used to report driver faults and can be read over I<sup>2</sup>C from the ULC controller.






Figure 6-2. DRV2911-Q1 Hardware Interface

Figure 6-3 shows the structure of the four-level input pin, SLEW. The OCP and VSEL\_BK pins utilize the same internal structure but only have two valid configurations.




Figure 6-3. SLEW Input Pin Structure

Figure 6-4 shows the input structure for the logic level pins, OUTOFF, PWMx, and RESETZ. The input can be with a voltage or external resistor. It is recommended to put these pins low in device sleep mode to reduce leakage current through internal pull-down resistors.






Figure 6-4. Logic-Level Input Pin Structure

Figure 6-5 shows the structure of the open-drain output FAULTZ. The open-drain output requires an external pullup resistor to function properly.




Figure 6-5. Open Drain



#### 6.3.3 AVDD Linear Voltage Regulator

A 3.3V linear regulator is integrated into the DRV2911-Q1 family of devices and is available for use by external circuitry. The AVDD regulator is used for powering up the internal digital circuitry of the device and additionally, this regulator can also provide the supply voltage for a low-power MCU or other circuitry supporting low current (up to 30mA). The output of the AVDD regulator should be bypassed near the AVDD pin with an X5R or X7R, 1µF, 6.3V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is 3.3V.




Figure 6-6. AVDD Linear Regulator Block Diagram

Use Equation 1 to calculate the power dissipated in the device by the AVDD linear regulator based on V<sub>BK</sub>.

$$P = (V_{BK} - AVDD) \times I_{AVDD}$$
(1)

For example, at a  $V_{BK}$  of 30V, drawing 20mA out of AVDD results in power dissipation as shown in Equation 2.

$$P = (5V - 3.3V) \times 10\text{mA} = 17mW$$
(2)



#### 6.3.4 Step-Down Mixed-Mode Buck Regulator

The DRV2911-Q1 has an integrated mixed-mode buck regulator to supply regulated 5.0V power for an external controller or system voltage rail. The buck output can also be configured to 5.7V to support the extra headroom for external LDO for generating up to 5.0V. The output voltage of the buck is set by the VSEL\_BK pin.

The buck regulator has a low quiescent current of ~1-2mA during light loads to prolong battery life. The device improves performance during line and load transients by implementing a pulse-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design.

Note

The buck regulator components  $L_{BK}/R_{BK}$  and  $C_{BK}$  must be connected. Internally, the buck powers the 3.3V AVDD supply.

Buck Mode	Buck output voltage	Max output current from AVDD (I <sub>AVDD</sub> )	Max output current from Buck (I <sub>BK</sub> )	Buck current limit
Inductor - 47µH	5.0V or 5.7V	30mA	200mA - I <sub>AVDD</sub>	600mA
Inductor - 22µH	5.0V or 5.7V	30mA	50mA	150mA
Resistor - 22Ω	5.0V or 5.7V	30mA	40mA	150mA

#### Table 6-2. Recommended Settings for Buck Regulator



#### 6.3.4.1 Buck in Inductor Mode

The buck regulator in DRV2911-Q1 device is primarily designed to support low inductance of  $47\mu$ H and  $22\mu$ H inductors. The  $47\mu$ H inductor allows the buck regulator to operate up to 200mA load current support, whereas the  $22\mu$ H inductor limits the load current to 50mA.

Figure 6-7 shows the connection of buck regulator in inductor mode.




Figure 6-7. Buck (Inductor Mode)

#### 6.3.4.2 Buck in Resistor mode

If the external load requirements is less than 40mA, the inductor can be replaced with a resistor. In resistor mode, the power is dissipated across the external resistor and the efficiency is lower than a buck in inductor mode. To appropriately scale the resistor, use the following equations. The ULC1001-Q1 max current consumption is approximately 10mA,  $I_{ULC}$ . Using DRV2911-Q1 internal current,  $I_{DRV\_INT}$ , consumption assumed to be 10mA, PVDD equal to 25V, and buck voltage equal to 5V, the buck resistor should be rated higher than 400mW. When choosing a resistor rating, consider the layout's ambient temperature range and overall thermal dissipation.

$$P_{\text{STANDBY}} = V_{\text{PVDD}} \times (I_{\text{ULC}} + I_{\text{DRV INT}})$$
(3)

$$P_{BK RES} = P_{STANDBY} - (V_{BUCK} \times I_{ULC + DRV INT})$$
(4)

Figure 6-8 shows the connection of buck regulator in resistor mode.




Figure 6-8. Buck (Resistor Mode)



#### 6.3.4.3 Buck Regulator with External LDO

The buck regulator also supports the voltage requirement to be fed to external LDO to generate standard 3.3V or 5.0V output rail with higher accuracies. The buck output voltage should be configured to 5V or 5.7V to provide extra headroom to support the external LDO for generating 3.3V or 5V rail as shown in Figure 6-9.

This allows for a lower-voltage LDO design to save cost and better thermal management due to low drop-out voltage.




Figure 6-9. Buck Regulator with External LDO



#### 6.3.4.4 AVDD Power Sequencing with Buck Regulator

The AVDD LDO has uses the power supply from the mixed mode buck regulator to reduce power dissipation internally. The LDO power supply from DC mains (PVDD) to buck output (VBK) are shown in Figure 6-10.




Figure 6-10. AVDD Power Sequencing on mixed mode Buck Regulator



#### 6.3.4.5 Mixed mode Buck Operation and Control

The buck regulator implements a pulse frequency modulation (PFM) architecture with peak current mode control. The output voltage of the buck regulator is compared with the internal reference voltage ( $V_{BK\_REF}$ ) which is internally generated depending on the buck-output voltage setting (BUCK\_SEL) which constitutes an outer voltage control loop. Depending on the comparator output going high ( $V_{BK} < V_{BK\_REF}$ ) or low ( $V_{BK} > V_{BK\_REF}$ ), the high-side power FET of the buck turns on and turns off respectively. An independent current control loop monitors the current in high-side power FET ( $I_{BK}$ ) and turns off the high-side FET when the current becomes higher than the buck current limit ( $I_{BK\_CL}$ ). This implements a current limit control for the buck regulator. Figure 6-11 shows the architecture of the buck and various control/protection loops.




Figure 6-11. Buck Operation and Control Loops

#### 6.3.4.6 Buck Undervoltage Lockout

If the input supply voltage on the FB\_BK pin falls lower than the  $V_{BK_UVLO}$  threshold, all of both high-side and low-side MOSFETs of the buck regulator are disabled and the FAULTZ pin is driven low. Normal operation starts again (buck operation and the FAULTZ pin is released) when the VBK undervoltage condition clears.

#### 6.3.4.7 Buck Overcurrent Protection

A buck overcurrent event is sensed by monitoring the current flowing through the buck regulator's FETs. If the current across the buck regulator FET exceeds the  $I_{BK_OCP}$  threshold for longer than the  $t_{BK_OCP}$  deglitch time, an OCP event is recognized. The buck OCP mode is configured in the automatic retry setting. In this setting, after a buck OCP event is detected, all the buck regulator's FETs are disabled and the FAULTZ pin is driven low. Normal operation starts again automatically (driver operation and the FAULTZ pin are released) after the  $t_{BK_RETRY}$  time elapses.



#### 6.3.5 Charge Pump

Because the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the PVDD power supply to enhance the high-side FETs fully. The DRV2911-Q1 integrates a charge-pump circuit that generates a voltage above the PVDD supply for this purpose.

The charge pump requires two external capacitors for operation. See Figure 6-1, Section 4 and Section 6.3 for details on these capacitors.

The charge pump shuts down when RESETZ is low.




Figure 6-12. DRV2911-Q1 Charge Pump



#### 6.3.6 Slew Rate Control

An adjustable gate-drive current control to the MOSFETs of half-bridges is implemented to achieve the slew rate control. The MOSFET VDS slew rates are a critical factor for optimizing radiated emissions, energy and duration of diode recovery spikes, and switching voltage transients related to parasitics. These slew rates are predominantly determined by the rate of gate charge to internal MOSFETs as shown in Figure 6-13.




Figure 6-13. Slew Rate Circuit Implementation

The slew rate can be adjusted by the SLEW pin by following Figure 6-2. Four slew rate settings are available:  $25V/\mu s$ ,  $50V/\mu s$ ,  $125V/\mu s$  or  $200V/\mu s$ . The slew rate is calculated by the rise time and fall time of the voltage on the OUTx pin as shown in Figure 6-14.




Figure 6-14. Slew Rate Timings



#### 6.3.7 Cross Conduction (Dead Time)

The device is fully protected against any cross-conduction of MOSFETs - during the switching of high-side and low-side MOSFETs, DRV2911-Q1 avoids shoot-through events by inserting a dead time ( $t_{dead}$ ). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and ensuring that the VGS of the high-side MOSFET has reached below turn-off levels before switching on the low-side MOSFET of the same half-bridge (or vice-versa) as shown in Figure 6-15 and Figure 6-16.




Figure 6-15. Cross Conduction Protection




Figure 6-16. Dead Time



#### 6.3.8 Propagation Delay

The propagation delay time  $(t_{pd})$  is measured as the time between an input logic edge to change in gate driver voltage. This time has three parts consisting of the digital input deglitcher delay, analog driver, and comparator delay.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes, a small digital delay is added as the input command propagates through the device.




Figure 6-17. Propagation Delay

### 6.3.9 Protections

The DRV2911-Q1 family of devices is protected against PVDD undervoltage, charge pump undervoltage, and overcurrent events. The following sections summarize various fault details.



#### 6.3.9.1 PVDD Supply Undervoltage Lockout

If at any time the input supply voltage on the PVDD pin falls lower than the  $V_{UVLO}$  threshold (PVDD UVLO falling threshold), all of the integrated FETs, driver charge-pump, and digital logic controller are disabled as shown in Figure 6-18. Normal operation resumes (driver operation) when the PVDD undervoltage condition is removed.




Figure 6-18. PVDD Supply Undervoltage Lockout

#### 6.3.9.2 AVDD Undervoltage Lockout

If at any time the voltage on the AVDD pin falls lower than the  $V_{AVDD\_UV}$  threshold, all of the integrated FETs, driver charge pumps, and digital logic controller are disabled. Normal operation resumes (driver operation) when the AVDD undervoltage condition is removed.

#### 6.3.9.3 VCP Charge Pump Undervoltage Lockout

If at any time the voltage on the VCP pin (charge pump) falls lower than the V<sub>CPUV</sub> threshold voltage of the charge pump, all of the integrated FETs are disabled and the FAULTZ pin is driven low. Normal operation starts again (driver operation and the FAULTZ pin are released) when the VCP undervoltage condition clears.

#### 6.3.9.4 Overcurrent Latched Protection

A MOSFET overcurrent event is sensed by monitoring the current flowing through FETs. If the current across a FET exceeds the  $I_{OCP}$  threshold for longer than the  $t_{OCP}$  deglitch time, an OCP event is recognized and the output enters a latched shutdown state. The  $I_{OCP}$  threshold is set via OCP/SR pin, and the  $t_{OCP}$  DEG is 0.6µs.

After an OCP event in this mode, all MOSFETs are disabled and the FAULTZ pin is driven low. Normal driver operation starts again and the FAULTZ pin is released when the OCP condition is cleared. Clear the OCP condition by toggling the RESETZ pin for the reset pulse ( $t_{RST}$ ).






Figure 6-19. Overcurrent Protection - Latched Shutdown Mode

#### 6.3.9.5 Thermal Shutdown (OTSD)

DRV2911-Q1 has 2 die temperature sensors for thermal shutdown, one near the FETs and one in another part of the die.

#### 6.3.9.5.1 OTSD FET

If the die temperature near FET exceeds the trip point of the thermal shutdown limit ( $T_{TSD\_FET}$ ), all the FETs are disabled, the charge pump is shut down, and the FAULTZ pin is driven low. Normal operation starts again (driver operation and the FAULTZ pin is released) when the over temperature condition clears. This protection feature cannot be disabled.

#### 6.3.9.5.2 OTSD (Non-FET)

If the die temperature in the device exceeds the trip point of the thermal shutdown limit ( $T_{TSD}$ ), all the FETs are disabled, the charge pump is shut down, and the FAULTZ pin is driven low. Normal operation starts again (driver operation and the FAULTZ pin is released) when the over temperature condition clears. This protection feature cannot be disabled.

#### 6.4 Device Functional Modes

#### 6.4.1 Functional Modes

#### 6.4.1.1 Reset Mode

The RESETZ pin manages the state of the DRV2911-Q1. When the RESETZ pin is low, the device goes to a low-power sleep mode. In sleep mode, the output stage, charge pump, and AVDD are disabled. The  $t_{SLEEP}$  time must elapse after a falling edge on the RESETZ pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the RESETZ pin is pulled high. The  $t_{WAKE}$  time must elapse before the device is ready for input.

In sleep mode and when  $V_{PVDD} < V_{UVLO}$ , all MOSFETs are disabled.

#### Note

During power up and power down of the device through the RESETZ pin, the FAULTZ pin is held low as the internal regulators are enabled or disabled. After the regulators are enabled or disabled, the FAULTZ pin is automatically released. The duration that the FAULTZ pin is low does not exceed the  $t_{\text{SLEEP}}$  or  $t_{\text{WAKE}}$  time.

#### Note

TI recommends connecting the pull up on FAULTZ even if it is not used to avoid undesirable entry into internal test mode. If an external supply is used to pull up FAULTZ, ensure that it is pulled to >2.2V on power up or the device will enter internal test mode.

#### 6.4.1.2 Operating Mode

When the RESETZ pin is high and the  $V_{PVDD}$  voltage is greater than the  $V_{UVLO}$  voltage, the device goes into operating mode. The t<sub>WAKE</sub> time must elapse before the device is ready for inputs. In this mode the charge pump and AVDD regulator are active.

#### 6.4.1.3 Fault Reset (RESETZ Pulse)

In the case of device latched faults, the DRV2911-Q1 goes to a partial shutdown state to help protect the power MOSFETs and system.

When the fault condition clears, the device can go to the operating state again by sending a reset pulse to the RESETZ pin. The RESETZ reset pulse ( $t_{RST}$ ) consists of a high-to-low-to-high transition on the RESETZ pin. The low period of the sequence should fall within the  $t_{RST}$  time window or else the device will start the complete shutdown sequence (low power sleep mode). The reset pulse has no effect on any of the regulators, or other functional blocks.

#### 6.4.2 OUTOFF functionality

DRV2911-Q1 can disable pre-driver and MOSFETs bypassing the digital through the OUTOFF pin. When the OUTOFF pin is pulled high, the output FETs are disabled. If RESETZ is high when the OUTOFF pin is high, the charge pump and AVDD regulator are active and any driver-related faults such as OCP will be inactive. OUTOFF pin independently disables the output FETs irrespective of the status of PWMx input pins.

#### Note

Since the OUTOFF pin independently disables MOSFET, it can trigger fault conditions resulting in FAULTZ getting pulled low.



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

DRV2911-Q1 is the driver in a two-chip Ultrasonic Lens Cleaning system or ULC system. When paired with the ULC1001-Q1 controller device, DRV2911-Q1 is capable of receiving PWM inputs and driving cleaning sequences to piezo-based Lens Cover Systems, LCS. The output signal to the LCS may be boosted to a higher voltage using an LC filter as shown in Figure 7-1.




Figure 7-1. Ultrasonic Lens Cleaning Application Block Diagram



## 7.2 Typical Applications

Figure 7-2 shows an example schematic for an Ultrasonic Lens Cleaning application. The following design procedure outlines the setup process for DRV2911-Q1.




Figure 7-2. Ultrasonic Lens Cleaning Schematic

### 7.2.1 Design Procedure

The typical ULC application utilizes the host processor for configuring the ULC1001-Q1 controller, which subsequently drives a PWM signal to the DRV2911-Q1. The DRV2911-Q1 output may be passed through an LC filter before driving the piezo-based LCS. A sense resistor is placed in line with the OUTA driver output and has current sense connections on either side that route back to the controller device. Additionally, voltage sense connections across the LCS are routed to the controller.

When powering ULC1001-Q1 using the AVDD pin of DRV2911-Q1, the host processor must be used to control the DRV2911-Q1 RESETZ pin. Alternatively, RESETZ can be set high by using a resistive divider to PVDD. In the low-power reset mode (RESETZ = low), AVDD is disabled and powers down ULC1001-Q1.



When using an independent supply for ULC1001-Q1, the SDZ\_OUT pin can be connected to RESETZ to control the DRV2911-Q1 functional mode using the ULC\_TX\_mode\_cfg2 register. Additional DRV2911-Q1 hardware interface pin settings for SLEW and OCP are outlined in Hardware Interface and vary based on the system design.

Table 6-1 outlines recommendations for passive components shown in the schematic, Figure 7-2.

Lastly, the resistor values for R1 through R6 should be set based on the current and voltage levels required to drive the LCS. Refer to the next section Section 7.2.2 for details. R5 is pulled high to the VDD supply (1.8V) from ULC1001-Q1.



#### 7.2.2 Voltage and Current Sense Circuitry

Each input into the ULC1001-Q1 current and voltage sense amplifiers require a voltage divider to decrease the high voltage across the transducer from 0V to 0.9V. The circuit representation of the current and voltage sense amplifiers is shown in Figure 7-3, where the items in I-sense Amp and V-sense Amp are internal to ULC1001-Q1. The resistors used in the voltage dividers must have a 0.1% tolerance to achieve high accuracy for power measurements. Three scale factors, USER\_Params\_ohms\_sf\_Q22, USER\_Params\_watts\_sf\_Q18, and USER\_Params\_Imag\_max\_sf\_Q27, are used to convert the measured values into power, impedance, and current values, respectively. Use the below equation to determine the scale factors and the current and voltage sense amplifier gains. Table 7-1 containing typical resistor values for common voltage levels.




Figure 7-3. Voltage and Current Sense Amplifiers

$$USER_Params_ohms_sf_Q22 = \frac{ISNS_{GAIN}}{VSNS_{GAIN}}$$
(5)

USER\_Params\_watts\_sf\_Q18 = 
$$\frac{1}{\text{VSNS}_{\text{GAIN}}} \times \frac{1}{\text{ISNS}_{\text{GAIN}}} \times 0.2025$$
 (6)

$$USER_Params_Imag_max_sf_Q27 = \frac{0.9}{ISNS_{GAIN}}$$
(7)

$$ISNS_{GAIN}\left(\frac{V}{A}\right) = \frac{R_f \times R_{SNS}}{R_4}$$
(8)

$$VSNS_{GAIN}\left(\frac{V}{V}\right) = 1.043 \times \frac{R_f}{R_1 \times R_3 \times \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}\right)}$$
(9)

#### Table 7-1. Voltage and Current Sense Resistor Reference Values

R5 =  $6k\Omega$ . R6 =  $2k\Omega$ 

Differential Voltage (pk-pk)	R1	R2	R3	R4
460	1.3ΜΩ	6.34kΩ	294kΩ	422kΩ
90	360kΩ	30kΩ	1ΜΩ	150kΩ



#### Table 7-1. Voltage and Current Sense Resistor Reference Values (continued)

R5 = 6kΩ. R6 = 2kΩ

Differential Voltage (pk-pk)	ential Voltage (pk-pk) R1		R3	R4		
40	150kΩ	30kΩ	1ΜΩ	150kΩ		

### 7.3 Power Supply Recommendations

#### 7.3.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in optimal driver performance. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the system
- The capacitance and current capability of the power supply
- The amount of parasitic inductance between the power supply and load
- The acceptable voltage ripple

The inductance between the power supply and the drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands with a change in voltage. When adequate bulk capacitance is used, the output voltage remains stable, and a high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 7-4. Example Setup of ULC Driver System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for optimal driver performance.



## 7.4 Layout

### 7.4.1 Layout Guidelines

The bulk capacitors should be placed to minimize the distance of the path to the driver. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high instantaneous current.

Small-value capacitors such as the charge pump, AVDD, and VREF capacitors should be ceramic and placed close to device pins.

The high-current device outputs should use wide metal traces.

To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding should be partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Ensure grounds are connected through net-ties or wide resistors to reduce voltage offsets and maintain gate driver performance.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the power loss that is generated in the device.

To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve thermal dissipation from the die surface.

Separate the SW\_BK and FB\_BK traces with ground separation to reduce buck switching from coupling as noise into the buck outer feedback loop. Widen the FB\_BK trace as much as possible to allow for faster load switching.

Figure 7-5 shows a layout example for the DRV2911-Q1.



## 7.4.2 Layout Example




Figure 7-5. Recommended Layout Example for VQFN Package



#### 7.4.3 Thermal Considerations

The DRV2911-Q1 has thermal shutdown (TSD) as previously described. A die temperature above 165°C (min.) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

#### 7.4.3.1 Power Dissipation

The power loss in DRV2911-Q1 include standby power losses, LDO power losses, FET conduction and switching losses, and diode losses. The FET conduction loss dominates the total power dissipation in DRV2911-Q1. The total device dissipation is the power dissipated in each of the two half bridges added together. The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking. Note that RDS,ON increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when designing the PCB and heatsinking.

A summary of equations for calculating each loss is shown in Table 7-2.

#### Table 7-2. DRV2911-Q1 Power Loss Approximations

Loss type Approximate Power Loss Calculation							
Standby power	P <sub>standby</sub> = V <sub>PVDD</sub> x I <sub>PVDD_TA</sub>						
LDO	$P_{LDO} = (V_{PVDD} - V_{AVDD}) \times I_{AVDD}$						
FET conduction	$P_{CON} = 2 \times (I_{PK})^2 \times R_{ds,on(TA)}$						
FET switching	$P_{SW} = I_{PK} \times V_{PVDD} \times t_{rise/fall} \times f_{PWM}$						
Diode	P <sub>diode</sub> = 2 x I <sub>PK</sub> x V <sub>F(diode)</sub> x t <sub>DEADTIME</sub> x f <sub>PWM</sub>						



## 8 Device and Documentation Support

## 8.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation, see the following:

- EVM page ULC1001-DRV2911-EVM
- PowerPAD<sup>™</sup> Thermally Enhanced Package, SLMA002
- PowerPAD<sup>™</sup> Made Easy, SLMA004

#### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## **9 Revision History**

С	hanges from Revision * (June 2024) to Revision A (July 2025)	Page
•	Changed pin 32 from: AVDD to: AGND in the Pin Configuration and Functions	3

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Copyright © 2025 Texas Instruments Incorporated



### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DRV2911QRGFRQ1	Active	Production	VQFN (RGF)   40	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	D2911Q1
DRV2911QRGFRQ1.A	Active	Production	VQFN (RGF)   40	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	D2911Q1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
	1

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2911QRGFRQ1	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

16-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV2911QRGFRQ1	VQFN	RGF	40	3000	367.0	367.0	35.0

## **RGF 40**


## 5 x 7, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






## **RGF0040F**

# PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




## **RGF0040F**

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **RGF0040F**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated