

Sample &

Buy



#### DAC8311, DAC8411

SBAS439C - AUGUST 2008 - REVISED JULY 2015

# DAC8x11 2-V to 5.5-V, 80-µA, 14- and 16-Bit, Low-Power, Single-Channel, Digital-to-Analog Converters in SC70 Package

Technical

Documents


#### Features 1

- Relative Accuracy:
  - 1 LSB INL (DAC8311: 14-bit)
  - 4 LSB INL (DAC8411: 16-bit)
- microPower Operation: 80 µA at 2 V
- Power-Down: 0.5 µA at 5 V, 0.1 µA at 2 V
- Wide Power Supply: 2 V to 5.5 V
- Power-On Reset to Zero Scale
- Straight Binary Data Format
- Low Power Serial Interface With Schmitt-Triggered Inputs: Up to 50 MHz
- On-Chip Output Buffer Amplifier, Rail-to-Rail Operation
- SYNC Interrupt Facility
- Extended Temperature Range -40°C to 125°C
- Pin-Compatible Family in a Tiny, 6-Pin SC70 Package

#### 2 Applications

- Portable, Battery-Powered instruments
- **Process Controls**
- **Digital Gain and Offset Adjustment**
- Programmable Voltage and Current Sources

Simplified Schematic



SYNC SCLK DIN

### 3 Description

Tools &

Software

The DAC8311 (14-bit) and DAC8411 (16-bit) devices are low-power, single-channel, voltage output digitalto-analog converters (DAC). They provide excellent linearity and minimize undesired code-to-code transient voltages while offering an easy upgrade path within a pin-compatible family. All devices use a versatile, 3-wire serial interface that operates at clock rates of up to 50 MHz and is compatible with standard SPI™, QSPI™, Microwire, and digital signal processor (DSP) interfaces.

Support &

Community

20

All devices use an external power supply as a reference voltage to set the output range. The devices incorporate a power-on reset (POR) circuit that ensures the DAC output powers up at 0 V and remains there until a valid write to the device occurs. The DAC8311 and DAC8411 contain a power-down feature, accessed over the serial interface, that reduces current consumption of the device to 0.1 µA at 2 V in power down mode. The low power consumption of these devices in normal operation makes it ideally suited for portable, battery-operated equipment. The power consumption is 0.55 mW at 5 V, reducing to 2.5 µW in power-down mode.

These devices are pin-compatible with the DAC5311, DAC6311, and DAC7311, offering an easy upgrade path from 8-, 10-, and 12-bit resolution to 14- and 16bit. All devices are available in a small, 6-pin, SC70 package. This package offers a flexible, pincompatible, and functionally-compatible drop-in solution within the family over an extended temperature range of -40°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DAC8311 DAC8411	SC70 (6)	2.00 mm × 1.25 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Revi	ision History 2
5	Devi	ice Comparison 3
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics 5
	7.6	Timing Requirements: 14-Bit 7
	7.7	Timing Requirements: 16-Bit 7
	7.8	Typical Characteristics 9
8	Deta	ailed Description 22
	8.1	Overview 22
	8.2	Functional Block Diagram 22

# 8.3 Feature Description...... 22 8.4 Device Functional Modes...... 24

	8.5	Programming	25
9	Appl	ication and Implementation	27
	9.1	Application Information	27
	9.2	Typical Applications	28
10	Pow	er Supply Recommendations	31
11	Layo	out	32
	-	Layout Guidelines	
	11.2	Layout Example	32
12	Devi	ce and Documentation Support	33
	12.1	Related Links	33
	12.2	Community Resources	33
		Trademarks	
	12.4	Electrostatic Discharge Caution	33
	12.5	Glossary	33
13		hanical, Packaging, and Orderable	
	Infor	mation	33

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (May 2013) to Revision C

#### Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ......1 Changes from Revision A (August, 2011) to Revision B Page

•	Changed all 1.8V to 2.0V throughout data sheet	. 1
	Deleted 1.8-V Typical Characteristics section	
	Changed X-axis for Figure 35	
	Changed X-axis for Figure 36	
_		

# Changes from Original (August, 2008) to Revision A



#### www.ti.com

Page

#### Page



### 5 Device Comparison


#### Table 1. Related Devices

RELATED DEVICES	16-BIT	14-BIT	12-BIT	10-BIT	8-BIT
Pin and Function Compatible	DAC8411	DAC8311	DAC7311	DAC6311	DAC5311

#### Table 2. Package Information

PRODUCT	PRODUCT MAXIMUM RELATIVE ACCURACY (LSB)	
DAC8411	±8	±2
DAC8311	±4	±1

### 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
$AV_{DD}/V_{REF}$	4	I	Power Supply Input, +2 V to +5.5 V.		
D <sub>IN</sub>	3	I	Serial Data Input. Data is clocked into the 24-bit (DAC8411) or 16-bit (DAC8311) input shift register on the falling edge of the serial clock input.		
GND	5	_	Ground reference point for all circuitry on the part.		
SCLK	2	I	Serial Clock Input. Data can be transferred at rates up to 50 MHz.		
SYNC	1	I	Level-triggered control input (active low). This is the frame sychronization signal for the input data. When SYNC goes low, it enables the input shift register and data are transferred in on the falling edges of the following clocks. The DAC is updated following the 24th (DAC8411) or 16th (DAC8311) clock cycle, unless SYNC is taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC8x11. Refer to the DAC8311 and DAC8411 SYNC Interrupt sections for more details.		
V <sub>OUT</sub>	6	0	Analog output voltage from DAC. The output amplifier has rail-to-rail operation.		

### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	AV <sub>DD</sub> to GND	-0.3	6	V
Voltage	Digital input voltage to GND	-0.3	AV <sub>DD</sub> +0.3	V
	V <sub>OUT</sub> to GND	-0.3	AV <sub>DD</sub> +0.3	V
Temperature	Junction, T <sub>J</sub> max		150	°C
	Storage, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
T <sub>A</sub>	Operating temperature	-40	+125	°C
$AV_{DD}$	Supply voltage	2.0	+5.5	V

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	UNIT
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	216.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	52.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	65.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 7.5 Electrical Characteristics

at  $AV_{DD} = 2 V$  to 5.5 V,  $R_L = 2 k\Omega$  to GND, and  $C_L = 200 pF$  to GND, and  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$  unless otherwise noted.

PARAMETER		TEST CONDU	TIONS	DAC841	1, DAC831	1	
		TEST CONDITIONS		MIN	TYP MAX		UNIT
STATIC PE	RFORMANCE <sup>(1)</sup>						
	Resolution			16			Bits
	Delet	Measured by the line passing	3.6 V to 5 V		±4	±8	
DAC8411	Relative accuracy	through codes 485 and 64714	2 V to 3.6 V		±4	±12	LSB
	Differential nonlinearity				±0.5	±2	LSB
	Resolution			14			Bits
DAC8311	Relative accuracy	Measured by the line passing to 16200	nrough codes 120 and		±1	±4	LSB
	Differential nonlinearity				±0.125	±1	LSB
Offset error		Measured by the line passing the	nrough two codes <sup>(2)</sup>		±0.05	±4	mV
Offset error	drift				3		µV/°C
Zero code e	rror	All zeros loaded to the DAC reg	gister		0.2		mV
Full-scale er	rror	All ones loaded to DAC registe			0.04	0.2	% of FSR
Gain error					0.05	±0.15	% of FSR
<b>a</b> : <i>i</i>		$AV_{DD} = 5 V$			±0.5		ppm of
Gain tempe	rature coefficient	AV <sub>DD</sub> = 2 V			±1.5		FSR/°C
OUTPUT C	HARACTERISTICS						
Output voltage range				0		AV <sub>DD</sub>	V
Output voltage settling time <sup>(3)</sup>		$R_L$ = 2 kΩ, $C_L$ = 200 pF, AV <sub>DD</sub> 1/4 scale to 3/4 scale	_ = 200 pF, AV <sub>DD</sub> = 5 V, /4 scale 6		6	10	μs
	.ge eennige	R <sub>L</sub> = 2 MΩ, C <sub>L</sub> = 470 pF			12		μs
Slew rate					0.7		V/µs
<b>•</b> •• •		R <sub>L</sub> = ∞			470		pF
Capacitive l	oad stability	$R_L = 2 k\Omega$			1000		pF
Code chang	e glitch impulse	1LSB change around major car	ry		0.5		nV-s
Digital feedt					0.5		nV-s
-	litch impulse	$R_L = 2 k\Omega$ , $C_L = 200 pF$ , $AV_{DD}$	= 5 V		17		mV
DC output ir	npedance				0.5		Ω
<u> </u>	•	AV <sub>DD</sub> = 5 V			50		mA
Short-circuit	current	$AV_{DD} = 3 V$			20		mA
Power-up tir	ne	Coming out of power-down mo	de		50		μs
AC PERFO	RMANCE	- ·					
SNR					88		dB
THD		T <sub>A</sub> = 25°C, BW = 20 kHz, 16-bit			-66		dB
SFDR		f <sub>OUT</sub> = 1 kHz, 1st 19 harmonics calculation	removed for SNR		66		dB
SINAD					66		dB
	· · · · · · · · · · · · (4)	$T_A$ = 25°C, at zero-scale input, f <sub>OUT</sub> = 1 kHz, AV <sub>DD</sub> = 5 V			17		nV/√Hz
DAC output	noise density <sup>(4)</sup>	$T_A$ = 25°C, at mid-code input, $f_{OUT}$ = 1 kHz, AV <sub>DD</sub> = 5 V			110		nV/√Hz
DAC output	noise <sup>(5)</sup>	$T_A$ = 25°C, at mid-code input, 0.1 Hz to 10 Hz, AV <sub>DD</sub> = 5 V			3		$\mu V_{pp}$

Linearity calculated using a reduced code range of 485 to 64714 for 16-bit, and 120 to 16200 for 14-bit, output unloaded. Straight line passing through codes 485 and 64714 for 16-bit, and 120 and 16200 for 14-bit, output unloaded. (1)

(2)

Specified by design and characterization, not production tested. (3)

For more details, see Figure 33. (4)

For more details, see Figure 34. (5)



### **Electrical Characteristics (continued)**

at $AV_{DD} = 2 V$ to 5.5 V, $R_1 = 2 k$	$\Omega$ to GND, and C <sub>1</sub> =	200 pF to GND, and $T_A$	= $-40^{\circ}$ C to $+125^{\circ}$ C unless otherwise noted.
--	---------------------------------------	--------------------------	---

		TERT CON	TEST CONDITIONS			DAC8411, DAC8311			
PA	RAMETER	TEST CONL	DITIONS	MIN	TYP	MAX	UNIT		
LOGIC INPL	JTS <sup>(3)</sup>					L			
Input curren	t					±1	μA		
		$AV_{DD} = 2.7 V \text{ to } 5.5 V$				$0.3 \times AV_{DD}$	V		
V <sub>IN</sub> L, input lo	ow voltage	$AV_{DD} = 2 V \text{ to } 2.7 V$				$0.1 \times AV_{DD}$	V		
	tale contra co	AV <sub>DD</sub> = 2.7 V to 5.5 V		$0.7 \times AV_{DD}$			V		
V <sub>IN</sub> H, input I	nign voltage	$AV_{DD} = 2 V \text{ to } 2.7 V$	$0.9 \times AV_{DD}$			V			
Pin capacita	nce				1.5	3	pF		
POWER RE	QUIREMENTS								
AV <sub>DD</sub>				2		5.5	V		
		$AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$		110	160				
	Normal mode	lormal mode $V_{IN}H = AV_{DD}$ and $V_{IN}L =$ GND, at mid-scale code <sup>(6)</sup>	$AV_{DD}$ = 2.7 V to 3.6 V		95	150	μA		
1			$AV_{DD} = 2 V \text{ to } 2.7 V$		80	140			
DD			$AV_{DD}$ = 3.6 V to 5.5 V		0.5	3.5	μA		
	All power-down mode	$V_{IN}H = AV_{DD}$ and $V_{IN}L =$ GND, at mid-scale code <sup>(6)</sup>	$AV_{DD}$ = 2.7 V to 3.6 V		0.4	3.0			
	modo		$AV_{DD} = 2 V \text{ to } 2.7 V$		0.1	2.0			
			$AV_{DD}$ = 3.6 V to 5.5 V		0.55	0.88			
	Normal mode	$V_{IN}H = AV_{DD}$ and $V_{IN}L =$ GND, at mid-scale code <sup>(6)</sup>	$AV_{DD}$ = 2.7 V to 3.6 V		0.25	0.54	mW		
Power dissipation All power-down mode		$AV_{DD}$ = 2 V to 2.7 V		0.14	0.38				
		$AV_{DD}$ = 3.6 V to 5.5 V		2.50	19.2	μW			
	$V_{IN}H = AV_{DD}$ and $V_{IN}L =$ GND, at mid-scale code <sup>(6)</sup>	$AV_{DD}$ = 2.7 V to 3.6 V		1.08	10.8				
			$AV_{DD} = 2 V \text{ to } 2.7 V$		0.72	8.1			

(6) For more details, see Figure 14 and Figure 55.



### 7.6 Timing Requirements: 14-Bit

All specifications at  $-40^{\circ}$ C to  $125^{\circ}$ C, and AV<sub>DD</sub> = 2 V to 5.5 V, unless otherwise noted.<sup>(1)</sup> (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4	Carial clack fraguency	AV <sub>DD</sub> = $2.0 \text{ V}$ to $3.6 \text{ V}$			20	MHz
f(SCLK)	Serial clock frequency	$AV_{DD}$ = 3.6 V to 5.5 V			50	
		$AV_{DD} = 2 V \text{ to } 3.6 V$	50			20
t <sub>1</sub>	SCLK cycle time	$AV_{DD}$ = 3.6 V to 5.5 V	20			ns
	CCI K high time	$AV_{DD} = 2 V \text{ to } 3.6 V$	25			20
t <sub>2</sub>	SCLK high time	$AV_{DD}$ = 3.6 V to 5.5 V	10			ns
	SCLK low time	$AV_{DD} = 2 V \text{ to } 3.6 V$	25			20
t <sub>3</sub>	SCLK IOW LITTLE	AV <sub>DD</sub> = 3.6 V to 5.5 V	10		ns	
	<u>EVNC</u> to SCI K riging adapt actual time	$AV_{DD} = 2 V \text{ to } 3.6 V$				20
t <sub>4</sub>	SYNC to SCLK rising edge setup time	AV <sub>DD</sub> = 3.6 V to 5.5 V	0			ns
	Data actus tima	$AV_{DD} = 2 V \text{ to } 3.6 V$ 5				nc
t <sub>5</sub>	Data setup time	$AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$				ns
	Data hald time	$AV_{DD} = 2 V \text{ to } 3.6 V$				
t <sub>6</sub>	Data hold time	AV <sub>DD</sub> = 3.6 V to 5.5 V	4.5	.5		ns
	$COLK$ follow advector $\overline{CVNO}$ visitor advector	$AV_{DD} = 2 V \text{ to } 3.6 V$	0			
t <sub>7</sub>	SCLK falling edge to SYNC rising edge	LK failing edge to SYNC rising edge $AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$				ns
		$AV_{DD} = 2 V \text{ to } 3.6 V$	50			
t <sub>8</sub>	Minimum SYNC high time	AV <sub>DD</sub> = 3.6 V to 5.5 V	20	20		ns
		$AV_{DD} = 2 V \text{ to } 3.6 V$	100	100		
t <sub>9</sub>	16th SCLK falling edge to SYNC falling edge	AV <sub>DD</sub> = 3.6 V to 5.5 V	100			ns
	SYNC rising edge to 16th SCLK falling edge	SYNC rising edge to 16th SCLK falling edge AVDD = 2 V to 3.6 V 15				ns
t <sub>10</sub>	(for successful SYNC interrupt)	(for successful SYNC interrupt) $AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$		15		

(1) All input signals are specified with  $t_R = t_F = 3$  ns (10% to 90% of AV<sub>DD</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2. (2) See Figure 1 timing diagram.

#### 7.7 Timing Requirements: 16-Bit

All specifications at  $-40^{\circ}$ C to  $125^{\circ}$ C, and AV<sub>DD</sub> = 2 V to 5.5 V, unless otherwise noted.<sup>(1)</sup> <sup>(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		AV <sub>DD</sub> = 2.0 V to 3.6 V			20	N 41 1-	
f(SCLK)	Serial clock frequency	AV <sub>DD</sub> = 3.6 V to 5.5 V			50	MHz	
		$AV_{DD} = 2 V \text{ to } 3.6 V$	50				
t <sub>1</sub>	SCLK cycle time	$AV_{DD} = 3.6 V \text{ to } 5.5 V$	20			ns	
		$AV_{DD} = 2 V \text{ to } 3.6 V$	25				
t <sub>2</sub>	SCLK high time	$AV_{DD} = 3.6 V \text{ to } 5.5 V$	10			ns	
i		$AV_{DD} = 2 V \text{ to } 3.6 V$	25				
t <sub>3</sub> SCLK low time	SCER low lime	$AV_{DD} = 3.6 V \text{ to } 5.5 V$	10			ns	
i		$AV_{DD} = 2 V \text{ to } 3.6 V$	0				
t <sub>4</sub>	SYNC to SCLK rising edge setup time	$AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	0			ns	
i	Data actua tima	$AV_{DD} = 2 V \text{ to } 3.6 V$	5				
t <sub>5</sub>	Data setup time	$AV_{DD} = 3.6 V \text{ to } 5.5 V$				ns	
1	Data hald time	$AV_{DD} = 2 V \text{ to } 3.6 V$	4.5				
t <sub>6</sub>	Data hold time	AV <sub>DD</sub> = 3.6 V to 5.5 V	4.5			ns	
	$COLV ( felling a days to \overline{OVAIC} rising a days$	$AV_{DD} = 2 V \text{ to } 3.6 V$	0				
t <sub>7</sub>	SCLK falling edge to SYNC rising edge	AV <sub>DD</sub> = 3.6 V to 5.5 V	0			ns	

(1) All input signals are specified with  $t_R = t_F = 3$  ns (10% to 90% of AV<sub>DD</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.

(2) See Figure 2 timing diagram.

NSTRUMENTS

**FEXAS** 

### Timing Requirements: 16-Bit (continued)

All specifications at -40°C to 125°C, and  $AV_{DD} = 2 V$  to 5.5 V, unless otherwise noted.<sup>(1) (2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Minimum CVNC high time	$AV_{DD} = 2 V \text{ to } 3.6 V$	50			~~~
t <sub>8</sub>	Minimum SYNC high time	$AV_{DD} = 3.6 V \text{ to } 5.5 V$	20			ns
	24th SCLK falling edge to SYNC falling edge	$AV_{DD} = 2 V \text{ to } 3.6 V$	100			20
lg	24th SCLK failing edge to STNC failing edge	$AV_{DD} = 3.6$ V to 5.5 V	100			ns
	SYNC rising edge to 24th SCLK falling edge	$AV_{DD} = 2 V \text{ to } 3.6 V$	15			~~~
τ <sub>10</sub>	(for successful SYNC interrupt)	$AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	15			ns




Figure 1. Serial Write Operation: 14-Bit (DAC8311)





Figure 2. Serial Write Operation: 16-Bit (DAC8411)



#### 7.8 Typical Characteristics

#### 7.8.1 Typical Characteristics: AV<sub>DD</sub> = 5 V

at T<sub>A</sub> = 25°C, AV<sub>DD</sub> = 5 V, and DAC loaded with mid-scale code, unless otherwise noted.




TEXAS INSTRUMENTS

www.ti.com


### Typical Characteristics: AV<sub>DD</sub> = 5 V (continued)


at  $T_A = 25^{\circ}$ C,  $AV_{DD} = 5$  V, and DAC loaded with mid-scale code, unless otherwise noted.






#### Typical Characteristics: AV<sub>DD</sub> = 5 V (continued)





### Typical Characteristics: AV<sub>DD</sub> = 5 V (continued)


at  $T_A = 25^{\circ}$ C,  $AV_{DD} = 5$  V, and DAC loaded with mid-scale code, unless otherwise noted.





### Typical Characteristics: AV<sub>DD</sub> = 5 V (continued)

at  $T_A = 25^{\circ}C$ ,  $AV_{DD} = 5$  V, and DAC loaded with mid-scale code, unless otherwise noted.




300



#### 120 0.4 AV<sub>DD</sub> = 2.0V to 5.5V AV<sub>DD</sub> = 2.0V to 5.5V Power-Supply Current (µA) 110 Quiescent Current (µA) 0.3 100 0.2 90 0.1 80 70 0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 $AV_{DD}$ (V) $AV_{DD}$ (V) Figure 35. Power-Supply Current vs Power-Supply Voltage Figure 36. Power-Down Current vs Power-Supply Voltage

# Typical Characteristics: AV<sub>DD</sub> = 5 V (continued)

at  $T_A = 25^{\circ}$ C,  $AV_{DD} = 5$  V, and DAC loaded with mid-scale code, unless otherwise noted.




# ÈXAS **ISTRUMENTS**

www.ti.com




### 7.8.2 Typical Characteristics: AV<sub>DD</sub> = 3.6 V




Typical Characteristics: AV<sub>DD</sub> = 3.6 V (continued)

at  $T_A = 25^{\circ}C$ , and  $AV_{DD} = 3.6$  V, unless otherwise noted.



#### 7.8.3 Typical Characteristics: AV<sub>DD</sub> = 2.7 V


at  $T_{\text{A}}$  = 25°C, and  $\text{AV}_{\text{DD}}$  = 2.7 V, unless otherwise noted.




www.ti.com



#### Typical Characteristics: AV<sub>DD</sub> = 2.7 V (continued)




### Typical Characteristics: AV<sub>DD</sub> = 2.7 V (continued)






#### Typical Characteristics: AV<sub>DD</sub> = 2.7 V (continued)



Texas Instruments

www.ti.com

### Typical Characteristics: AV<sub>DD</sub> = 2.7 V (continued)






#### DAC8311, DAC8411 SBAS439C – AUGUST 2008–REVISED JULY 2015

#### www.ti.com

### Typical Characteristics: AV<sub>DD</sub> = 2.7 V (continued)






#### 8 Detailed Description

#### 8.1 Overview

The DAC8x11 family of devices are low-power, single-channel, voltage output DACs. These devices are monotonic by design, provide excellent linearity, and minimize undesired code-to-code transient voltages while offering an easy upgrade path within a pin-compatible family. All devices use a versatile, 3-wire serial interface that operates at clock rates of up to 50 MHz and is compatible with standard SPI, QSPI, Microwire, and digital signal processor (DSP) interfaces.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 DAC Section

The DAC8311 and DAC8411 are fabricated using Texas Instruments' proprietary HPA07 process technology. The architecture consists of a string DAC followed by an output buffer amplifier. Because there is no reference input pin, the power supply  $(AV_{DD})$  acts as the reference. Figure 74 shows a block diagram of the DAC architecture.




Figure 74. DAC8x11 Architecture

The input coding to the DAC8311 and DAC8411 is straight binary, so the ideal output voltage is given by:

$$V_{OUT} = AV_{DD} \times \frac{D}{2^n}$$

where

- n = resolution in bits; either 14 (DAC8311) or 16 (DAC8411).
- D = decimal equivalent of the binary code that is loaded to the DAC register; it ranges from 0 to 16,383 for the 14-bit DAC8311, or 0 to 65,535 for the 16-bit DAC8411.



#### Feature Description (continued)

#### 8.3.2 Resistor String

The resistor string section is shown in Figure 75. It is simply a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. The resistor string architecture is inherently monotonic.




Figure 75. Resistor String

#### 8.3.3 Output Amplifier

The output buffer amplifier is capable of generating rail-to-rail voltages on its output which gives an output range of 0V to  $AV_{DD}$ . The output amplifier is capable of driving a load of 2 k $\Omega$  in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the Typical Characteristics section for each device. The slew rate is 0.7 V/µs with a half-scale settling time of typically 6 µs with the output unloaded.

#### 8.3.4 Power-On Reset to Zero-Scale

The DAC8x11 contains a power-on reset circuit that controls the output voltage during power up. On power up, the DAC register is filled with zeros and the output voltage is 0 V. The DAC register remains that way until a valid write sequence is made to the DAC. This design is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.

The occurring power-on glitch impulse is only a few mV (typically, 17 mV; see Figure 31, Figure 72, or Figure 31).

Copyright © 2008–2015, Texas Instruments Incorporated

#### 8.4 Device Functional Modes

#### 8.4.1 Power-Down Modes

The DAC8x11 contains four separate modes of operation. These modes are programmable by setting two bits (PD1 and PD0) in the control register. Table 3 shows how the state of the bits corresponds to the mode of operation of the device.

PD1	PD0	OPERATING MODE
NORMAL MODE		
0	0	Normal Operation
POWER-DOWN	NODES	
0	1	Output 1 kΩ to GND
1	0	Output 100 kΩ to GND
1	1	High-Z

Table 3.	Modes	of (	<b>Operation</b>	for	the	DAC8x11
----------	-------	------	------------------	-----	-----	---------

When both bits are set to 0, the device works normally with a standard power consumption of typically 80  $\mu$ A at 2 V. However, for the three power-down modes, the typical supply current falls to 0.5  $\mu$ A at 5 V, 0.4  $\mu$ A at 3 V, and 0.1  $\mu$ A at 2.0 V. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. The advantage of this architecture is that the output impedance of the part is known while the part is in power-down mode. There are three different options. The output is connected internally to GND either through a 1-k $\Omega$  resistor or a 100-k $\Omega$  resistor, or is left open-circuited (High-Z). See Figure 76 for the output stage.




Figure 76. Output Stage During Power-Down

All linear circuitry is shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 50  $\mu$ s for AV<sub>DD</sub> = 5 V and AV<sub>DD</sub> = 3 V. See the *Typical Characteristics:* AV<sub>DD</sub> = 5 V for each device for more information.



#### 8.5 Programming

The DAC8311 has a 3-wire serial interface (SYNC, SCLK, and DIN) compatible with SPI, QSPI, and Microwire interface standards, as well as most DSPs. See Figure 1 for an example of a typical write sequence.

#### 8.5.1.1 DAC8311 Input Shift Register

The input shift register is 16 bits wide, as shown in Figure 77. The first two bits (PD0 and PD1) are reserved control bits that set the desired mode of operation (normal mode or any one of three power-down modes) as indicated in Table 3.


The write sequence begins by bringing the <u>SYNC</u> line low. Data from the DIN line are clocked into the 16-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 50 MHz, making the DAC8311 compatible with high-speed DSPs. On the 16th falling edge of the serial clock, the last data bit is clocked in and the programmed function is executed.

At this point, the SYNC line may be kept low or brought high. In either case, it must be brought high for a minimum of 20 ns before the next write sequence so that a falling edge of SYNC can initiate the next write sequence.

#### 8.5.1.2 DAC8311 SYNC Interrupt

In a normal write sequence, the SYNC line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th falling edge. However, bringing SYNC high before the 16th falling edge acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents or a change in the operating mode occurs, as shown in Figure 78.





#### Figure 78. DAC8311 SYNC Interrupt Facility

#### 8.5.2 DAC8411 Serial Interface

The DAC8411 has a 3-wire serial interface (SYNC, SCLK, and DIN) compatible with SPI, QSPI, and Microwire interface standards, as well as most DSPs. See the Figure 1 for an example of a typical write sequence.

#### 8.5.2.1 DAC8411 Input Shift Register

The input shift register is 24 bits wide, as shown in Figure 79. The first two bits are reserved control bits (PD0 and PD1) that set the desired mode of operation (normal mode or any one of three power-down modes) as indicated in Table 3. The last six bits are *don't care*.

The write sequence begins by bringing the SYNC line low. Data from the DIN line are clocked into the 24-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 50 MHz, making the DAC8411 compatible with high-speed DSPs. On the 18th falling edge of the serial clock, the last data bit is clocked in and the programmed function is executed. The last six bits are *don't care*.

Copyright © 2008–2015, Texas Instruments Incorporated

At this point, the SYNC line may be kept low or brought high. In either case, it must be brought high for a minimum of 20 ns before the next write sequence so that a falling edge of SYNC can initiate the next write sequence. As previously mentioned, it must be brought high again before the next write sequence.

The SYNC line may be brought high after the 18th bit is clocked in because the last six bits are don't care.


#### 8.5.2.2 DAC8411 SYNC Interrupt


In a normal write sequence, the SYNC line is kept low for 24 falling edges of SCLK and the DAC is updated on the 18th falling edge, ignoring the last six don't care bits. However, bringing SYNC high before the 18th falling edge acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents or a change in the operating mode occurs, as shown in Figure 80.

DB23									
PD1	PD0	D15	D14	D13	D12	D11	D10		
D9	D8	D7	D6	D5	D4	D3	D2		
DB7	DB6	DB5							
D1	D0	Х	Х	Х	Х	Х	Х		
	ECEND: $PAW = PapadAWrite: P = Papad only: n = value after reset$								

Figure 79. DAC8411 Data Input Register

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset







#### 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Microprocessor Interfacing

#### 9.1.1.1 DAC8x11 to 8051 Interface

Figure 81 shows a serial interface between the DAC8x11 and a typical 8051-type microcontroller. The setup for the interface is as follows: TXD of the 8051 drives SCLK of the DAC8x11, while RXD drives the serial data line of the part. The SYNC signal is derived from a bit programmable pin on the port. In this case, port line P3.3 is used. When data are to be transmitted to the DAC8x11, P3.3 is taken low. The 8051 transmits data only in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 remains low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 8051 outputs the serial data in a format which has the LSB first. The DAC8x11 requires its data with the MSB as the first bit received. Therefore, the 8051 transmit routine must take this requirement into account, and *mirror* the data as needed.




NOTE: (1) Additional pins omitted for clarity.

Figure 81. DAC8x11 to 80C51/80I51 Interfaces

#### 9.1.1.2 DAC8x11 to Microwire Interface

Figure 82 shows an interface between the DAC8x11 and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and are clocked into the DAC8x11 on the rising edge of the SK signal.




NOTE: (1) Additional pins omitted for clarity.

#### Figure 82. DAC8x11 to Microwire Interface

#### **Application Information (continued)**

#### 9.1.1.3 DAC8x11 to 68HC11 Interface

Figure 83 shows a serial interface between the DAC8x11 and the 68HC11 microcontroller. SCK of <u>the 68HC11</u> drives the SCLK of the DAC8x11, while the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7), similar to what was done for the 8051.



NOTE: (1) Additional pins omitted for clarity.

#### Figure 83. DAC8X11 to 68HC11 Interface

The 68HC11 should be configured so that its CPOL bit is a '0' and its CPHA bit is a '1'. This configuration causes data appearing on the MOSI output to be valid on the falling edge of SCK. When data are being transmitted to the DAC, the SYNC line is taken low (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data are transmitted MSB first. In order to load data to the DAC8x11, PC7 is held low after the first eight bits are transferred, and a second serial write operation is performed to the DAC; PC7 is taken high at the end of this procedure.

#### 9.2 Typical Applications

#### 9.2.1 Loop Powered Transmitter

The described loop powered transmitter can accurately source currents from 4 mA to 20 mA.




Figure 84. Loop Powered Transmitter Schematic

#### 9.2.1.1 Design Requirements

The transmitter has only two external input terminals; a supply connection and a ground (or return) connection. The transmitter communicates back to the host, typically a PLC analog input module, by precisely controlling the magnitude of the return current. In order to conform to the 4-mA to 20-mA communication standards, the complete transmitter must consume less than 4 mA of current.



#### **Typical Applications (continued)**

The complete design of this circuit is outlined in TIPD158, *Low Cost Loop-Powered 4-20mA Transmitter EMC/EMI Tested Reference Design*. The design is expected to be low-cost and deliver immunity to the IEC61000-4 suite of tests with minimum impact on the accuracy of the system. Reference design TIPD158 includes the design goals, simulated results, and measured performance.

#### 9.2.1.2 Detailed Design Procedure

Amplifier U1 uses negative feedback to make sure that the potentials at the inverting (V–) and noninverting (V+) input terminals are equal. In this configuration, V– is directly tied to the local GND; therefore, the potential at the noninverting input terminal is driven to local ground. Thus, the voltage difference across  $R_2$  is the DAC output voltage (VOUT), and the voltage difference across  $R_5$  is the regulator voltage (VREG). These voltage differences cause currents to flow through  $R_2$  and  $R_5$ , as illustrated in Figure 85.




Figure 85. Voltage to Current Conversion

The currents from  $R_2$  and  $R_5$  sum into  $i_1$  (defined in Equation 1), and  $i_1$  flows through  $R_3$ .

$$i_1 = \frac{V_{DAC}}{R_2} + \frac{V_{REG}}{R_5}$$
(1)

Amplifier U2 drives the base of Q1, the NPN bipolar junction transistor (BJT), to allow current to flow through  $R_4$  so that the voltage drops across  $R_3$  and  $R_4$  remain equal. This design keeps the inverting and noninverting terminals at the same potential. A small part of the current through  $R_4$  is sourced by the quiescent current of all of the components used in the transmitter design (regulator, amplifier, and DAC). The voltage drops across  $R_3$  and  $R_4$  are equal; therefore, different-sized resistors cause different current flow through each resistor. Use these different-sized resistors to apply gain to the current flow through  $R_4$  by controlling the ratio of resistor  $R_3$  to  $R_4$ , as shown in Equation 2:

$$V_{+} = i_{1} \cdot R_{3}$$

$$V_{-} = i_{2} \cdot R_{4} \Longrightarrow i_{2} = \frac{i_{1} \cdot R_{3}}{R_{4}}$$

$$V_{+} = V_{-}$$
(2)

The current gain in the circuit helps allow a majority of the output current to come directly from the loop through Q1 instead of from the voltage-to-current converter. This current gain, in addition to the low-power components, keeps the current consumption of the voltage-to-current converter low. Currents  $i_1$  and  $i_2$  sum to form output current  $i_{out}$ , as shown in Equation 3:

$$i_{out} = i_1 + i_2 = \frac{V_{DAC}}{R_2} + \frac{V_{REG}}{R_5} + \frac{R_3}{R_4} \cdot \left(\frac{V_{DAC}}{R_2} + \frac{V_{REG}}{R_5}\right) = \left(\frac{V_{DAC}}{R_2} + \frac{V_{REG}}{R_5}\right) \cdot \left(1 + \frac{R_3}{R_4}\right)$$
(3)

Copyright © 2008–2015, Texas Instruments Incorporated

As a result of the extremely low supply current required by the DAC8x11, an alternative option is to use a REF5050 5 V precision voltage reference to supply the required voltage to the part, as shown in Figure 88. This option is especially useful if the power supply is too noisy or if the system supply voltages are at some value other than 5 V. The REF5050 outputs a steady supply voltage for the DAC8x11. If the REF5050 is used, the current needed to supply DAC8x11 is typically 110  $\mu$ A at 5V, with no load on the output of the DAC. When the DAC output is loaded, the REF5050 also needs to supply the current to the load. The total current required (with a 5-k $\Omega$  load on the DAC output) is:

110  $\mu$ A + (5 V / 5 k $\Omega$ ) = 1.11 mA

The load regulation of the REF5050 is typically 0.002%/mA, resulting in an error of 90  $\mu$ V for the 1.1 -mA current drawn from it. This value corresponds to a 1.1 LSB error at 16bit (DAC8411).



### **Typical Applications (continued)**


The complete transfer function, arranged as a function of input code, is shown in Equation 4. The remaining sections divide this circuit into blocks for simplified discussion.


$$i_{out}(Code) = \left(\frac{V_{REG} \cdot Code}{2^{Resolution} \cdot R_2} + \frac{V_{REG}}{R_5}\right) \cdot \left(1 + \frac{R_3}{R_4}\right)$$
(4)

Resistor  $R_6$  is included to reduce the gain of transistor Q1, and therefore, reduce the closed-loop gain of the voltage-to-current converter for a stable design. Size resistors  $R_2$ ,  $R_3$ ,  $R_4$ , and  $R_5$  based on the full-scale range of the DAC, regulator voltage, and the desired current output range of the design.

### 9.2.1.3 Application Curves

Figure 86 shows the measured transfer function of the circuit. Figure 87 shows the total unadjusted error (TUE) of the circuit, staying below 0.15 %FSR.









(5)

#### **Typical Applications (continued)**

For other power-supply voltages, alternative references such as the REF3030 (3 V), REF3033 (3.3 V), or REF3220 (2.048 V) are recommended. For a full list of available voltage references from TI, see TI web site at www.ti.com.

#### 9.2.3 Bipolar Operation Using the DAC8x11

The DAC8x11 has been designed for single-supply operation but a bipolar output range is also possible using the circuit in Figure 89. The circuit shown gives an output voltage range of  $\pm 5V$ . Rail-to-rail operation at the amplifier output is achievable using an OPA211, OPA340, or OPA703 as the output amplifier. For a full list of available operational amplifiers from TI, see TI web site at www.ti.com

The output voltage for any input code can be calculated as follows:

$$V_{O} = \left\lfloor AV_{DD} \times \left(\frac{D}{2^{n}}\right) \times \left(\frac{R_{1} + R_{2}}{R_{1}}\right) - AV_{DD} \times \left(\frac{R_{2}}{R_{1}}\right) \right\rfloor$$

where

- n = resolution in bits; either 14 (DAC8311) or 16 (DAC8411).
- D = the input code in decimal; either 0 to 16,383 (DAC8311) or 0 to 65,535 (DAC8411).

With  $AV_{DD} = 5 V$ ,  $R_1 = R_2 = 10 k\Omega$ :

$$V_{O} = \left(\frac{10 \times D}{2^{n}}\right) - 5V \tag{6}$$

The resulting output voltage range is  $\pm$ 5V. Code 000h corresponds to a -5-V output and FFFFh (16-bit level) corresponding to a 5-V output.




Figure 89. Bipolar Operation With the DAC8x11

#### **10** Power Supply Recommendations

The DAC8x11 is designed to operate with a unipolar analog power supply ranging from 2 V to 5.5 V on the  $AV_{DD}$  pin. The  $AV_{DD}$  pin supplies power to the digital and analog circuits (including the resistor string) inside the DAC. The current consumption of this pin is specified in the *Electrical Characteristics* table. Use a 1- $\mu$ F to 10- $\mu$ F capacitor in parallel with a 0.1- $\mu$ F bypass capacitor on this pin to remove high-frequency noise.



#### 11 Layout

#### 11.1 Layout Guidelines

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The DAC8x11 offers single-supply operation; it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance from the converter.

Because of the single ground pin of the DAC8x11, all return currents, including digital and analog return currents, must flow through the GND pin. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system.

The power applied to  $AV_{DD}$  should be well-regulated and low-noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as the internal logic switches state. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. This condition is particularly true for the DAC8x11, as the power supply is also the reference voltage for the DAC.

As with the GND connection,  $AV_{DD}$  should be connected to a 5 V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, TI strongly recommends the 1  $\mu$ F to 1  $\mu$ F and 0.1  $\mu$ F bypass capacitors. In some situations, additional bypassing may be required, such as a 100  $\mu$ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5 V supply, removing the high-frequency noise.

#### 11.2 Layout Example




Figure 90. Recommended Layout



#### **12 Device and Documentation Support**

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
DAC8311	Click here	Click here	Click here	Click here	Click here	
DAC8411	Click here	Click here	Click here	Click here	Click here	

#### Table 4. Related Links

#### **12.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

SPI, QSPI are trademarks of Motorola, Inc.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DAC8311IDCKR	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D83
DAC8311IDCKR.A	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D83
DAC8311IDCKRG4	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D83
DAC8311IDCKRG4.A	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D83
DAC8311IDCKT	Active	Production	SC70 (DCK)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D83
DAC8311IDCKT.A	Active	Production	SC70 (DCK)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D83
DAC8411IDCKR	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D84
DAC8411IDCKR.A	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D84
DAC8411IDCKT	Active	Production	SC70 (DCK)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D84
DAC8411IDCKT.A	Active	Production	SC70 (DCK)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D84
DAC8411IDCKTG4	Active	Production	SC70 (DCK)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D84

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



# PACKAGE OPTION ADDENDUM

17-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8311IDCKR	SC70	DCK	6	3000	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
DAC8311IDCKRG4	SC70	DCK	6	3000	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
DAC8311IDCKT	SC70	DCK	6	250	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
DAC8411IDCKR	SC70	DCK	6	3000	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
DAC8411IDCKT	SC70	DCK	6	250	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3



# PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All	dimensions ar	e nominal
------	---------------	-----------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC8311IDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
DAC8311IDCKRG4	SC70	DCK	6	3000	200.0	183.0	25.0
DAC8311IDCKT	SC70	DCK	6	250	200.0	183.0	25.0
DAC8411IDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
DAC8411IDCKT	SC70	DCK	6	250	200.0	183.0	25.0


# **DCK0006A**



# **PACKAGE OUTLINE**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing an integration of a constraint of the minimeters. Any dimensions in parentnesis are for reference only. Dimensioning and to per ASME Y14.5M.
   This drawing is subject to change without notice.
   Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
   Falls within JEDEC MO-203 variation AB.



# **DCK0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DCK0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated