









DAC53204-Q1, DAC63204-Q1 SLASF60 - APRIL 2023

DACx3204-Q1 Automotive, 12-Bit and 10-Bit, Quad, Voltage and Current Output Smart DACs With Auto-Detected I²C, PMBus™, or SPI

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C to +125°C, T_A
- Programmable voltage or current outputs with flexible configuration:
 - Voltage outputs:
 - 1 LSB DNL
 - Gains of 1 \times , 1.5 \times , 2 \times , 3 \times , and 4 \times
 - Current outputs:
 - 1 LSB INL and DNL (8-bit)
 - ±25-μA, ±50-μA, ±125-μA, ±250-μA outputrange options
- Programmable comparator mode for all channels
- High-impedance output when VDD is off
- High-impedance and resistive pulldown powerdown modes
- 50-MHz SPI-compatible interface
- Automatically detects I²C, SPI, or PMBus[™] interface
 - 1.62-V V_{IH} with V_{DD} = 5.5 V
- General-purpose input/output (GPIO) configurable as multiple functions
- Predefined waveform generation: sine wave, triangular, sawtooth
- User-programmable nonvolatile memory (NVM)
- Internal, external, or power-supply as reference
- Wide operating range:
 - Power supply: 1.8 V to 5.5 V
 - Temperature range: –40°C to +125°C
- Tiny package: 16-pin WQFN (3 mm × 3 mm)

2 Applications

- Mechanically scanning LIDAR
- Power distribution box
- Voltage conditioning module
- Automotive USB charge
- Automotive media hub

3 Description


The 12-bit DAC63204-Q1 and 10-bit DAC53204-Q1 (DACx3204-Q1) are a pin-compatible family of automotive, quad-channel, buffered, voltage-output and current-output smart digital-to-analog converters (DACs). The DACx3204-Q1 devices support Hi-Z power-down mode and Hi-Z output during poweroff condition. The DAC outputs provide a forcesense option for use as a programmable comparator and current sink. The multifunction GPIO, function generation, and NVM enable these smart DACs for processor-less applications and design reuse. These devices automatically detect I²C, PMBus, and SPI and contain an internal reference.

The feature set combined with the tiny package and low power make these DACx3204-Q1 smart DACs an excellent choice for applications such as voltage margining and scaling, dc set-point for biasing and calibration, and waveform generation.

Device Information

PART NUMBER	RESOLUTION	PACKAGE ⁽¹⁾
DAC63204-Q1	12 bit	RTE (WQFN, 16)
DAC53204-Q1	10 bit	RTE (WQFN, 16)

For all available packages, see the orderable addendum at the end of the data sheet.



Voltage Margining and Scaling Using the DACx3204-Q1



Table of Contents

1 Features1	6.18 Typical Characteristics: Current Output 19
2 Applications1	6.19 Typical Characteristics: Comparator23
3 Description1	6.20 Typical Characteristics: General24
4 Revision History2	7 Detailed Description25
5 Pin Configuration and Functions3	7.1 Overview25
6 Specifications4	7.2 Functional Block Diagram25
6.1 Absolute Maximum Ratings4	7.3 Feature Description26
6.2 ESD Ratings4	7.4 Device Functional Modes28
6.3 Recommended Operating Conditions4	7.5 Programming45
6.4 Thermal Information4	7.6 Register Map53
6.5 Electrical Characteristics: Voltage Output5	8 Application and Implementation71
6.6 Electrical Characteristics: Current Output7	8.1 Application Information71
6.7 Electrical Characteristics: Comparator Mode8	8.2 Typical Application71
6.8 Electrical Characteristics: General9	8.3 Power Supply Recommendations74
6.9 Timing Requirements: I ² C Standard Mode10	8.4 Layout
6.10 Timing Requirements: I ² C Fast Mode10	9 Device and Documentation Support75
6.11 Timing Requirements: I ² C Fast Mode Plus10	9.1 Documentation Support
6.12 Timing Requirements: SPI Write Operation 11	9.2 Receiving Notification of Documentation Updates75
6.13 Timing Requirements: SPI Read and Daisy	9.3 Support Resources
Chain Operation (FSDO = 0)11	9.4 Trademarks75
6.14 Timing Requirements: SPI Read and Daisy	9.5 Electrostatic Discharge Caution
Chain Operation (FSDO = 1)11	9.6 Glossary
6.15 Timing Requirements: GPIO12	10 Mechanical, Packaging, and Orderable
6.16 Timing Diagrams12	Information75
6.17 Typical Characteristics: Voltage Output14	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2023	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. RTE Package, 16-pin WQFN, Top View

Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	FB3	Input	Voltage feedback pin for channel 3. In voltage-output mode, connect to OUT3 for closed-loop amplifier output. In current-output mode, keep the FB3 pin unconnected to minimize leakage current.
2	OUT3	Output	Analog output voltage from DAC channel 3.
3	OUT2	Output	Analog output voltage from DAC channel 2.
4	FB2	Input	Voltage feedback pin for channel 2. In voltage-output mode, connect to OUT2 for closed-loop amplifier output. In current-output mode, keep the FB2 pin unconnected to minimize leakage current.
5	GPIO/SDO	Input/Output	General-purpose input/output configurable as LDAC, PD, PROTECT, RESET, SDO, and STATUS. For STATUS and SDO, connect the pin to the IO voltage with an external pullup resistor. If unused, connect the GPIO pin to VDD or AGND using an external resistor. This pin can ramp up before VDD.
6	SCL/SYNC	Output	I ² C serial interface clock or SPI chip select input. This pin must be connected to the IO voltage using an external pullup resistor. This pin can ramp up before VDD.
7	A0/SDI	Input	Address configuration pin for I ² C or serial data input for SPI. For A0, connect this pin to VDD, AGND, SDA, or SCL for address configuration (Section 7.5.2.2.1). For SDI, this pin need not be pulled up or pulled down. This pin can ramp up before VDD.
8	SDA/SCLK	Input/Output	Bidirectional I ² C serial data bus or SPI clock input. This pin must be connected to the IO voltage using an external pullup resistor in the I ² C mode. This pin can ramp up before VDD.
9	FB1	Input	Voltage feedback pin for channel 1. In voltage-output mode, connect to OUT1 for closed-loop amplifier output. In current-output mode, keep the FB1 pin unconnected to minimize leakage current.
10	OUT1	Output	Analog output voltage from DAC channel 1.
11	OUT0	Output	Analog output voltage from DAC channel 0.
12	FB0	Input	Voltage feedback pin for channel 0. In voltage-output mode, connect to OUT0 for closed-loop amplifier output. In current-output mode, keep the FB0 pin unconnected to minimize leakage current.
13	CAP	Power	External bypass capacitor for the internal LDO. Connect a capacitor (approximately 1.5 μF) between CAP and AGND.
14	AGND	Ground	Ground reference point for all circuitry on the device.
15	VDD	Power	Supply voltage.
16	VREF	Power	External reference input. Connect a capacitor (approximately 0.1 µF) between VREF and AGND. Use a pullup resistor to VDD when the external reference is not used. This pin must not ramp up before VDD. In case an external reference is used, make sure the reference ramps up after VDD.
_	Thermal Pad	Ground	Connect the thermal pad to AGND.
			before VDD. In case an external reference is used, make sure the reference ramps up after



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{DD}	Supply voltage, V _{DD} to AGND	-0.3	6	V
	Digital inputs to AGND	-0.3	V _{DD} + 0.3	V
	V _{FBX} to AGND	-0.3	V _{DD} + 0.3	V
	V _{OUTX} to AGND	-0.3	V _{DD} + 0.3	V
V_{REF}	External reference, V _{REF} to AGND	-0.3	V _{DD} + 0.3	V
	Current into any pin except the OUTx, VDD, and AGND pins	-10	10	mA
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽⁽¹⁾⁾ HBM ESD classification level 2		±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD classification level C4B	Corner pins (1, 4, 5, 8, 9, 12, 13, and 16)	±750	V
		CDM ESD Classification level C4B	All pins	±500	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{DD}	Positive supply voltage to ground (AGND)	1.7	5.5	V
V_{REF}	External reference to ground (AGND)	1.7	V_{DD}	V
V _{IH}	Digital input high voltage, 1.7 V < V _{DD} ≤ 5.5 V	1.62		V
V _{IL}	Digital input low voltage		0.4	V
C _{CAP}	External capacitor on CAP pin	0.5	15	μF
T _A	Ambient temperature	-40	125	°C

6.4 Thermal Information

		DACx3204-Q1	
	THERMAL METRIC ⁽¹⁾	RTE (WQFN)	UNIT
		16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	49	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50	°C/W
R _{0JB}	Junction-to-board thermal resistance	24.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	24.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	8.7	°C/W

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics: Voltage Output

all minimum and maximum specifications at $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$; typical specifications at $T_{A} = 25^{\circ}\text{C}$, $1.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$, DAC reference tied to VDD, gain = 1 ×, DAC output pin (OUT) loaded with resistive load ($R_{L} = 5 \text{ k}\Omega$ to AGND) and capacitive load ($R_{L} = 200 \text{ pF}$ to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STA1	TIC PERFORMANCE	1201 CONDITIONS			IVIJ-QX	Oitii
JIAI	TIC PERFORMANCE	DA 0022004 O4	40			
	Resolution	DAC63204-Q1	12			Bits
		DAC53204-Q1	10		-	
NL	Integral nonlinearity ⁽⁽¹⁾⁾	DAC63204-Q1	<u>-5</u>		5	LSB
	Differential months and (1)	DAC53204-Q1	-1.25		1.25	1.00
DNL	Differential nonlinearity ⁽¹⁾		1		1	LSB
	Zero-code error ⁽⁴⁾	Code 0d into DAC, external reference, V _{DD} = 5.5 V		6	12	mV
		Code 0d into DAC, internal V_{REF} , gain = 4 ×, V_{DD} = 5.5 V		6	15	IIIV
	Zero-code error temperature coefficient ⁽⁴⁾	Code 0d into DAC		±10		μV/°C
		1.7 V \leq V _{DD} $<$ 2.7 V, FBx pin shorted to OUTx, DAC code: 32d for 12-bit resolution, 8d for 10-bit resolution	-0.75	0.3	0.75	
	Offset error ⁽⁴⁾ (6)	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, FBx pin shorted to OUTx, DAC code: 32d for 12-bit resolution, 8d for 10-bit resolution	-0.5	0.25	0.5	%FSR
	Offset-error temperature coefficient ⁽⁴⁾	FBx pin shorted to OUTx, DAC code: 32d for 12-bit resolution, 8d for 10-bit resolution		±0.0003		%FSR/°(
	Gain error ⁽⁴⁾	Between end-point codes: 32d to 4064d for 12-bit resolution, 8d to 1016d for 10-bit resolution	-0.5	0.25	0.5	%FSR
	Gain-error temperature coefficient ⁽⁴⁾	Between end-point codes: 32d to 4064d for 12-bit resolution, 8d to 1016d for 10-bit resolution		±0.0008		%FSR/°(
	(4) (6)	1.7 V ≤ V _{DD} < 2.7 V, DAC at full-scale	-1		1	0/ 505
	Full-scale error ^{(4) (6)}	2.7 V ≤ V _{DD} ≤ 5.5 V, DAC at full-scale	-0.6		0.6	%FSR
	Full-scale-error temperature coefficient ⁽⁴⁾	DAC at full-scale		±0.0008		%FSR/°(
TUC	PUT					
	Output voltage	Reference tied to V _{DD}	0		V_{DD}	V
		R _L = infinite, phase margin = 30°			200	
C_L	Capacitive load ⁽²⁾	Phase margin = 30°			1000	pF
		V _{DD} = 1.7 V, full-scale output shorted to AGND or zero-scale output shorted to V _{DD}		15		
	Short-circuit current	V _{DD} = 2.7 V, full-scale output shorted to AGND or zero-scale output shorted to V _{DD}		50		mA
		V _{DD} = 5.5 V, full-scale output shorted to AGND or zero-scale output shorted to V _{DD}		60		
		To V _{DD} (DAC output unloaded, internal reference = 1.21 V), V _{DD} ≥ 1.21 V × gain + 0.2 V	0.2			V
	Output-voltage headroom ⁽²⁾	To V_{DD} and AGND (DAC output unloaded, external reference at V_{DD} , gain = 1 ×, the VREF pin is not shorted to VDD)	0.8	8		
		To V_{DD} and AGND (I_{LOAD} = 10 mA at V_{DD} = 5.5 V, I_{LOAD} = 3 mA at V_{DD} = 2.7 V, I_{LOAD} = 1 mA at V_{DD} = 1.8 V), external reference at V_{DD} , gain = 1 ×, the VREF pin is not shorted to VDD	10			%FSR
<u>z</u> o	V _{FB} dc output impedance ⁽³⁾	DAC output enabled, internal reference (gain = $1.5 \times 0.2 \times 0$) or external reference at V_{DD} (gain = $1 \times 0.00 \times 0.$	400	500	600	kΩ
		DAC output enabled, internal V _{REF} , gain = 3 × or 4 ×	325	400	485	

6.5 Electrical Characteristics: Voltage Output (continued)

all minimum and maximum specifications at $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$; typical specifications at $T_{A} = 25^{\circ}\text{C}$, $1.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$, DAC reference tied to VDD, gain = 1 ×, DAC output pin (OUT) loaded with resistive load ($R_{L} = 5 \text{ k}\Omega$ to AGND) and capacitive load ($R_{L} = 200 \text{ pF}$ to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Power-supply rejection ratio (dc)	Internal V _{REF} , gain = 2 ×, DAC at midscale, V _{DD} = 5 V ±10%		0.25		mV/V
DYN	AMIC PERFORMANCE					
+	Output voltage settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, V _{DD} = 5.5 V		20		
t _{sett}	Output voltage settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, V_{DD} = 5.5 V, internal V_{REF} , gain = 4 ×		25		μs
	Slew rate	V _{DD} = 5.5 V		0.3		V/µs
	Power-on glitch magnitude	At startup (DAC output disabled)		75		mV
	Fower-on gillon magnitude	At startup (DAC output disabled), R_L = 100 k Ω		200		IIIV
	Output-enable glitch magnitude	DAC output disabled to enabled (DAC registers at zero scale), R_L = 100 k Ω		250		mV
	Output poigo voltago (poak to	f = 0.1 Hz to 10 Hz, DAC at midscale, V _{DD} = 5.5 V		50		
Vn	Output noise voltage (peak to peak)	Internal V_{REF} , gain = 4 ×, f = 0.1 Hz to 10 Hz, DAC at midscale, V_{DD} = 5.5 V		90		μV_{PP}
		f = 1 kHz, DAC at midscale, V _{DD} = 5.5 V		0.35		
	Output noise density	Internal V_{REF} , gain = 4 ×, f = 1 kHz, DAC at midscale, V_{DD} = 5.5 V		0.9		μV/√ Hz
	Power-supply rejection ratio (ac) ⁽⁽³⁾⁾	Internal V _{REF} , gain = 4 ×, 200-mV 50-Hz or 60-Hz sine wave superimposed on power supply voltage, DAC at midscale		-68		dB
	Code change glitch impulse	±1-LSB change around midscale (including feedthrough)		10		nV-s
	Code change glitch impulse magnitude	±1-LSB change around midscale (including feedthrough)		15		mV
POW	/ER					
I _{DD}	Current flowing into VDD ⁽⁴⁾ (5)	Normal operation, DACs at full scale, digital pins static, external reference at V_{DD} but the VREF pin is not shorted to VDD		150		μA/ch

⁽¹⁾ Measured with DAC output unloaded. For external reference and internal reference V_{DD} ≥ 1.21 × gain + 0.2 V, between end-point codes: 32d to 4064d for 12-bit resolution, 8d to 1016d for 10-bit resolution.

⁽²⁾ Specified by design and characterization, not production tested.

⁽³⁾ Specified with 200-mV headroom with respect to reference value when internal reference is used.

⁽⁴⁾ Measured with DAC output unloaded.

⁽⁵⁾ The total power consumption is calculated by I_{DD} × (total number of channels powered on) + (sleep-mode current).

⁽⁶⁾ When a DAC channel is configured in IOUT mode for long term and then switched to VOÚT mode, the VOUT mode can show parametric drift.



6.6 Electrical Characteristics: Current Output

all minimum and maximum specifications at $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$; typical specifications at $T_{A} = 25^{\circ}\text{C}$, 1.7 V \le V_{DD} \le 5.5 V, \pm 250- μ A output range, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STAT	TIC PERFORMANCE					
	Resolution		8			Bits
	Offset error	DAC at midscale		±1		%FSR
	Gain error	DAC codes between 0d and 255d		±1.3		%FSR
OUT	PUT				'	
	Output compliance voltage ⁽¹⁾	To V _{DD} and AGND	400			mV
Z _O	I _{OUT} dc output impedance ⁽²⁾	DAC at midscale, DAC output kept at V _{DD} /2	60			МΩ
	Power-supply rejection ratio (dc)	DAC at midscale, all bipolar ranges, V _{DD} changed from 4.5 V to 5.5 V		0.23		LSB/V
DYN	AMIC PERFORMANCE				'	
t _{sett}	Output current settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 1 LSB at 8-bit resolution, V_{DD} = 5.5 V, common-mode voltage at OUTx pin is $V_{DD}/2$		60		μs
V _n	Output noise current (peak to peak)	0.1 Hz to 10 Hz, DAC at midscale, V _{DD} = 5.5 V, ±250-μA output range		150		nA _{PP}
	Output noise density	f = 1 kHz, DAC at midscale, V _{DD} = 5.5 V, ±250-μA output range		1		nA/√ Hz
	Power-supply rejection ratio (ac) ⁽⁽³⁾⁾	±250-µA output range, 200-mV 50-Hz or 60-Hz sine wave superimposed on power-supply voltage, DAC at midscale		0.65		LSB/V
POW	/ER				'	
		Normal operation, DACs at full scale, ±25-µA output range, digital pins static		42	50	
	Current flowing into VDD(3) (4)	Normal operation, DACs at full scale, ±50-µA output range, digital pins static		56	70	u A /ok
I _{DD}	Current flowing into VDD ⁽³⁾ (4)	Normal operation, DACs at full scale, ±125-μA output range, digital pins static		98	120	μA/ch
		Normal operation, DACs at full scale, ±250-μA output range, digital pins static		167	200	

⁽¹⁾ Measured between DAC codes 0d and 255d.

⁽²⁾ Specified by design and characterization, not production tested.

⁽³⁾ The current flowing into V_{DD} does not account for the load current sourced or sinked on the OUTx pins. The VREF pin is connected to V_{DD}.

⁽⁴⁾ The total power consumption is calculated by I_{DD} × (total number of channels powered on) + (sleep-mode current).

6.7 Electrical Characteristics: Comparator Mode

all minimum and maximum specifications at -40° C \leq $T_{A} \leq$ +125 $^{\circ}$ C; typical specifications at T_{A} = 25 $^{\circ}$ C, 1.7 V \leq V_{DD} \leq 5.5 V, DAC reference tied to VDD, gain = 1 × in voltage output mode, DAC output pin (OUT) loaded with resistive load (R_{L} = 5 k Ω to AGND) and capacitive load (C_{L} = 200 pF to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STAT	TIC PERFORMANCE					
	Offset error ⁽¹⁾ (2)	1.7 V ≤ V _{DD} ≤ 5.5 V, DAC at midscale, comparator input at Hi-Z, and DAC operating with external reference	-7.5	0	7.5	mV
	Offset error time drift ⁽¹⁾	V_{DD} = 5.5 V, external reference, T_A = 125°C, FBx in Hi-Z mode, DAC at full scale and V_{FB} at 0 V or DAC at zero scale and V_{FB} at 1.84 V, drift specified for 10 years of continuous operation		4		mV
OUT	PUT					
	Input voltage	VREF connected to VDD, FBx resistor network connected to ground	0		V _{DD}	
	Input voltage	VREF connected to VDD, FBx resistor network disconnected from ground	0		V _{DD} (1/3 – 1/100)	V
V _{OL}	Logic low output voltage	I _{LOAD} = 100 μA, output in open-drain mode		0.1		V
DYN	AMIC PERFORMANCE					
t _{resp}	Output response time	DAC at midscale with 10-bit resolution, FBx input at Hi-Z, and transition step at FBx node is ($V_{DAC}-2$ LSB) to ($V_{DAC}+2$ LSB), transition time measured between 10% and 90% of output, output current of 100 μ A, comparator output configured in push-pull mode, load capacitor at DAC output is 25 pF		10		μs

⁽¹⁾ Specified by design and characterization, not production tested.

⁽²⁾ This specification does not include the total unadjusted error (TUE) of the DAC.



6.8 Electrical Characteristics: General

all minimum and maximum specifications at $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$; typical specifications at $T_{A} = 25^{\circ}\text{C}$, $1.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$, DAC reference tied to VDD, gain = 1 × in voltage output mode or ± 250 - μA output range in current output mode, DAC output pin (OUT) loaded with resistive load ($R_{L} = 5 \text{ k}\Omega$ to AGND) in voltage-output mode and capacitive load ($R_{L} = 200 \text{ pF}$ to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTE	RNAL REFERENCE					
	Initial accuracy	T _A = 25°C	1.1979	1.212	1.224	V
	Reference output temperature coefficient ⁽¹⁾ (2)				60	ppm/°C
EXTE	RNAL REFERENCE					
	V _{REF} input impedance ^{(1) (3)}			192		kΩ-ch
EEPR	ROM					
	Endurance ⁽¹⁾	-40°C ≤ T _A ≤ +85°C		20000		Cycles
	Endurance	T _A = 125°C		1000		Cycles
	Data retention ⁽¹⁾	T _A = 25°C		50		Years
	EEPROM programming write cycle time ⁽¹⁾				200	ms
	Device boot-up time ⁽¹⁾	Time taken from power valid (V _{DD} ≥ 1.7 V) to output valid state (output state as programmed in EEPROM), 0.5-µF capacitor on the CAP pin		5		ms
DIGIT	AL INPUTS					
	Digital feedthrough	Voltage output mode, DAC output static at midscale, fast mode plus, SCL toggling		20		nV-s
	Pin capacitance	Per pin		10		pF
POW	ER-DOWN MODE					
		DAC in sleep mode, internal reference powered down, external reference at 5.5 V			28	
I _{DD}	Current flowing into VDD ⁽¹⁾	DAC in sleep mode, internal reference enabled, additional current through internal reference		10		μΑ
		DAC channels enabled, internal reference enabled, additional current through internal reference per DAC channel in voltage-output mode		12.5		
HIGH	-IMPEDANCE OUTPUT					
		DAC in Hi-Z output mode, 1.7 V ≤ V _{DD} ≤ 5.5 V		10		
I _{LEAK} Current flowing V _{FBX}		V_{DD} = 0 V, V_{OUT} ≤ 1.5 V, decoupling capacitor between V_{DD} and AGND = 0.1 μF		200		nA
	Current flowing into V_{OUTX} and V_{FBX}	V_{DD} = 0 V, 1.5 V < V_{OUT} ≤ 5.5 V, decoupling capacitor between V_{DD} and AGND = 0.1 μF		500		
		100 kΩ between V_{DD} and AGND, $V_{OUT} \le 1.25$ V, series resistance of 10 kΩ at OUTx pin		±2		μΑ

- (1) Specified by design and characterization, not production tested.
- (2) Measured at -40°C and +125°C and calculated the slope.
- (3) Impedances for the DAC channels are connected in parallel.



6.9 Timing Requirements: I²C Standard Mode

all input signals are timed from VIL to 70% of $V_{pull-up}$, 1.7 V \leq $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $T_{A} \leq$ +125 $^{\circ}C$, and 1.7 V \leq $V_{pull-up} \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ $V_{DD} \leq$ 5.5 V, $-40^{\circ}C \leq$ 7.5 V, $-40^{\circ}C \leq$ 7.7 V, $-40^{\circ}C \leq$ 7.5 V, $-40^{\circ}C \leq$ 7.7 V, -40°

	pan ap	MIN	NOM MAX	UNIT
f _{SCL}	SCL frequency		100	kHz
t _{BUF}	Bus free time between stop and start conditions	4.7		μs
t _{HDSTA}	Hold time after repeated start	4		μs
t _{SUSTA}	Repeated start setup time	4.7		μs
t _{SUSTO}	Stop condition setup time	4		μs
t _{HDDAT}	Data hold time	0		ns
t _{SUDAT}	Data setup time	250		ns
t _{LOW}	SCL clock low period	4700		ns
t _{HIGH}	SCL clock high period	4000		ns
t _F	Clock and data fall time		300	ns
t _R	Clock and data rise time		1000	ns
t _{VDDAT}	Data valid time, R = 360 Ω, C _{trace} = 23 pF, C _{probe} = 10 pF		3.45	μs
t _{VDACK}	Data valid acknowledge time, R = 360 Ω, C _{trace} = 23 pF, C _{probe} = 10 pF		3.45	μs

6.10 Timing Requirements: I²C Fast Mode

all input signals are timed from VIL to 70% of $V_{pull-up}$, 1.7 V \leq V_{DD} \leq 5.5 V, $-40^{\circ}C$ \leq T_{A} \leq +125°C, and 1.7 V \leq $V_{pull-up}$ \leq V_{DD}

		MIN	NOM MAX	UNIT
f _{SCL}	SCL frequency		400	kHz
t _{BUF}	Bus free time between stop and start conditions	1.3		μs
t _{HDSTA}	Hold time after repeated start	0.6		μs
t _{SUSTA}	Repeated start setup time	0.6		μs
t _{SUSTO}	Stop condition setup time	0.6		μs
t _{HDDAT}	Data hold time	0		ns
t _{SUDAT}	Data setup time	100		ns
t _{LOW}	SCL clock low period	1300		ns
t _{HIGH}	SCL clock high period	600		ns
t _F	Clock and data fall time		300	ns
t _R	Clock and data rise time		300	ns
t _{VDDAT}	Data valid time, R = 360 Ω, C _{trace} = 23 pF, C _{probe} = 10 pF		0.9	μs
t _{VDACK}	Data valid acknowledge time, R = 360 Ω, C _{trace} = 23 pF, C _{probe} = 10 pF		0.9	μs

6.11 Timing Requirements: I²C Fast Mode Plus

all input signals are timed from VIL to 70% of $V_{pull-up}$, 1.7 $V \le V_{DD} \le 5.5 \text{ V}$, $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$, and 1.7 $V \le V_{pull-up} \le V_{DD} \le 1.7 \text{ V}$

		MIN	NOM MAX	UNIT
f _{SCL}	SCL frequency		,	MHz
t _{BUF}	Bus free time between stop and start conditions	0.5		μs
t _{HDSTA}	Hold time after repeated start	0.26		μs
t _{SUSTA}	Repeated start setup time	0.26		μѕ
t _{SUSTO}	Stop condition setup time	0.26		μs
t _{HDDAT}	Data hold time	0		ns
t _{SUDAT}	Data setup time	50		ns
t _{LOW}	SCL clock low period	0.5		μs
t _{HIGH}	SCL clock high period	0.26		μѕ
t _F	Clock and data fall time		120	ns
t _R	Clock and data rise time		120	ns ns
t _{VDDAT}	Data valid time, R = 360 Ω, C _{trace} = 23 pF, C _{probe} = 10 pF		0.45	j µs
t _{VDACK}	Data valid acknowledge time, R = 360 Ω, C _{trace} = 23 pF, C _{probe} = 10 pF		0.45	μs



6.12 Timing Requirements: SPI Write Operation

all input signals are specified with t_r = t_f = 1 V/ns (10% to 90% of V_{IO}) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V \leq $V_{IO} \leq$ 5.5 V, 1.7 V \leq $V_{DD} \leq$ 5.5 V, and -40° C \leq $T_A \leq$ +125 $^{\circ}$ C

		MIN	NOM	MAX	UNIT
f _{SCLK}	Serial clock frequency			50	MHz
t _{SCLKHIGH}	SCLK high time	9			ns
t _{SCLKLOW}	SCLK low time	9			ns
t _{SDIS}	SDI setup time	8			ns
t _{SDIH}	SDI hold time	8			ns
t _{CSS}	CS to SCLK falling edge setup time	18			ns
t _{CSH}	SCLK falling edge to CS rising edge	10			ns
t _{CSHIGH}	CS high time	50			ns
t _{DACWAIT}	Sequential DAC update wait time (time between subsequent LDAC falling edges) for same channel	2			μs
t _{BCASTWAIT}	Broadcast DAC update wait time (time between subsequent LDAC falling edges)	2			μs

6.13 Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 0)

all input signals are specified with t_r = t_f = 1 V/ns (10% to 90% of V_{IO}) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V \leq $V_{IO} \leq$ 5.5 V, 1.7 V \leq $V_{DD} \leq$ 5.5 V, -40° C \leq $T_A \leq$ +125°C, and FSDO = 0

		MIN	NOM	MAX	UNIT
f _{SCLK}	Serial clock frequency			1.25	MHz
t _{SCLKHIGH}	SCLK high time	350			ns
t _{SCLKLOW}	SCLK low time	350			ns
t _{SDIS}	SDI setup time	8			ns
t _{SDIH}	SDI hold time	8			ns
t _{CSS}	SYNC to SCLK falling edge setup time	400			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	400			ns
t _{CSHIGH}	SYNC high time	1			μs
t _{SDODLY}	SCLK rising edge to SDO falling edge, I _{OL} ≤ 5 mA, C _L = 20 pF.			300	ns

6.14 Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 1)

all input signals are specified with t_r = t_f = 1 V/ns (10% to 90% of V_{IO}) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V \leq $V_{IO} \leq$ 5.5 V, 1.7 V \leq $V_{DD} \leq$ 5.5 V, -40° C \leq $T_A \leq$ +125°C, and FSDO = 1

		MIN	NOM MA	X UNIT
f _{SCLK}	Serial clock frequency		2	5 MHz
t _{SCLKHIGH}	SCLK high time	175		ns
t _{SCLKLOW}	SCLK low time	175		ns
t _{SDIS}	SDI setup time	8		ns
t _{SDIH}	SDI hold time	8		ns
t _{CSS}	SYNC to SCLK falling edge setup time	300		ns
t _{CSH}	SCLK falling edge to SYNC rising edge	300		ns
t _{CSHIGH}	SYNC high time	1		μs
t _{SDODLY}	SCLK rising edge to SDO falling edge, $I_{OL} \le 5$ mA, $C_L = 20$ pF.		30	0 ns



6.15 Timing Requirements: GPIO

all input signals are specified with t_r = t_f = 1 V/ns (10% to 90% of V_{IO}) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V \leq $V_{IO} \leq$ 5.5 V, 1.7 V \leq $V_{DD} \leq$ 5.5 V, and -40° C \leq $T_A \leq$ +125 $^{\circ}$ C

		MIN	NOM	MAX	UNIT
t _{GPIHIGH}	GPI high time	2			μs
t _{GPILOW}	GPI low time	2			μs
t _{GPAWGD}	LDAC falling edge to DAC update delay			2	μs
t _{CS2LDAC}	SYNC rising edge to LDAC falling edge	1			μs
t _{STP2LDAC}	I ² C stop bit rising edge to LDAC falling edge	1			μs
t _{LDACW}	LDAC low time	2			μs

6.16 Timing Diagrams




Figure 6-1. I²C Timing Diagram






Figure 6-2. SPI Write Timing Diagram






Figure 6-3. SPI Read Timing Diagram




6.17 Typical Characteristics: Voltage Output
























6.18 Typical Characteristics: Current Output


at $T_A = 25$ °C, $V_{DD} = 5.5$ V, and output range = ±250 μ A (unless otherwise noted)





6.18 Typical Characteristics: Current Output (continued)


at $T_A = 25$ °C, $V_{DD} = 5.5$ V, and output range = ±250 μ A (unless otherwise noted)





6.18 Typical Characteristics: Current Output (continued)


at $T_A = 25$ °C, $V_{DD} = 5.5$ V, and output range = ±250 μ A (unless otherwise noted)





6.18 Typical Characteristics: Current Output (continued)

at T_A = 25°C, V_{DD} = 5.5 V, and output range = ±250 μA (unless otherwise noted)







Figure 6-49. Current Output Noise Density

Submit Document Feedback




6.19 Typical Characteristics: Comparator





6.20 Typical Characteristics: General

at T_A = 25°C, V_{DD} = 5.5 V, and DAC outputs unloaded (unless otherwise noted)



7 Detailed Description

7.1 Overview

The 12-bit DAC63204-Q1 and 10-bit DAC53204-Q1 (referred to as the DACx3204-Q1) are a pin-compatible family of automotive, quad-channel buffered voltage-output and current-output, smart digital-to-analog converters (DACs). The DAC channels are independently configurable as voltage or current output. The DAC outputs change to Hi-Z when VDD is off; a feature useful in voltage-margining applications. These smart DACs contain nonvolatile memory (NVM), an internal reference, an automatically detectable SPI and I²C interface, PMBus-compatibility in I²C mode, a force-sense output, and a general-purpose input. The DACx3204-Q1 devices support Hi-Z power-down modes by default, which can be configured to 10 k Ω -GND or 100 k Ω -GND using NVM. The DACx3204-Q1 have a power-on-reset (POR) circuit that makes sure all the registers start with default or user-programmed settings using NVM. The DACx3204-Q1 operate with either an internal reference, external reference, or with a power supply as the reference, and provide a full-scale output of 1.8 V to 5.5 V.

The DACx3204-Q1 support I^2C standard mode (100Kbps), fast mode (400Kbps), and fast mode plus (1Mbps). The I^2C interface can be configured with four target addresses using the A0 pin. These devices also support specific PMBus commands such as *turn on/off*, *margin high or low*, and more. The SPI mode supports a 3-wire interface by default with up to a 50-MHz SCLK input. The GPIO input can be configured as SDO in the NVM for SPI read capability. The GPIO input can alternatively be configured as the $\overline{\text{LDAC}}$, $\overline{\text{PD}}$, $\overline{\text{STATUS}}$, $\overline{\text{FAULT-DUMP}}$, $\overline{\text{RESET}}$, or $\overline{\text{PROTECT}}$ function.

The DACx3204-Q1 also include digital slew rate control, and support standard waveform generation such as *sine and cosine*, *triangular*, and *sawtooth* waveforms. These devices can generate pulse-width modulation (PWM) output with the combination of the triangular or sawtooth waveform and the FB pin. The force-sense outputs of the DAC channels can be used as programmable comparators. The comparator mode allows programmable hysteresis, latching comparator, window comparator, and fault-dump to the NVM. These features enable the DACx3204-Q1 to go beyond the limitations of a conventional DAC that depends on a processor to function. As a result of *processor-less* operation and the *smart* feature set, the DACx3204-Q1 are called smart DACs.

7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram



7.3 Feature Description

7.3.1 Smart Digital-to-Analog Converter (DAC) Architecture

The DACx3204-Q1 devices consist of string architecture with a voltage-output amplifier and an external FB pin and voltage-to-current converter for each channel. Section 7.2 shows the DAC architecture within the block diagram, which operates from a 1.8-V to 5.5-V power supply. The DAC has an internal voltage reference of 1.21 V. There is an option to select an external reference on the VREF pin or the power supply as a reference. The voltage output mode uses one of these three reference options. The current output mode uses an internal band gap to generate the current outputs. Both the voltage- and current-output modes support multiple programmable output ranges.

The DACx3204-Q1 devices support Hi-Z output when VDD is off, maintaining very low leakage current at the output pins with up to 1.25 V of forced voltage. The DAC output pin also starts up in high-impedance mode by default, making these devices an excellent choice for voltage margining and scaling applications. To change the power-up mode to 10 k Ω -GND or 100 k Ω -GND, program the corresponding VOUT-PDN-X field in the COMMON-CONFIG register and load these bits in the device NVM.

The DACx3204-Q1 devices support an independent comparator mode for each channel. The respective FBx pins act as the inputs for the comparator. The DAC architecture supports inversion of the comparator output using register settings. The comparator outputs can be push-pull or open-drain. The comparator mode supports programmable hysteresis using *margin-high* and *margin-low* register fields, latching comparator, and window comparator. The comparator outputs are accessible internally by the device.

The DACx3204-Q1 devices include a *smart* feature set to enable processor-less operation and high-integration. The NVM enables a predictable start-up. The GPIO triggers the DAC output without the I²C interface in the absence of a processor or when the processor or software fails. The integrated functions and the FBx pin enable PWM output for control applications. The FBx pin enables this device to be used as a programmable comparator. The digital slew-rate control and the Hi-Z power-down modes enable a hassle-free voltage margining and scaling function.

7.3.2 Digital Input/Output

The DACx3204-Q1 have four digital IO pins that include I²C, SPI, PMBus, and GPIO interfaces. These devices automatically detect I²C and SPI protocols at the first successful communication after power-on, and then connect to the detected interface. After an interface protocol is connected, any change in the protocol is ignored. The I²C interface uses the A0 pin to select from among four address options. The SPI interface is a 3-wire interface by default. No readback capability is available in this mode. The GPIO pin can be configured in the register map and then programmed in to the NVM as the SDO pin. The SPI readback mode is slower than the write mode. The programming interface pins are:

- I²C: SCL, SDA, A0
- SPI: SCLK, SDI, SYNC, SDO/GPIO

The GPIO can be configured as multiple functions other than SDO. These are $\overline{\text{LDAC}}$, $\overline{\text{PD}}$, $\overline{\text{STATUS}}$, $\overline{\text{PROTECT}}$, $\overline{\text{FAULT-DUMP}}$, and $\overline{\text{RESET}}$. All the digital pins are open-drain when used as outputs. Therefore, all the output pins must be pulled up to the desired IO voltage using external resistors.



7.3.3 Nonvolatile Memory (NVM)

The DACx3204-Q1 contain nonvolatile memory (NVM) bits. These memory bits are user programmable and erasable, and retain the set values in the absence of a power supply. All the register bits, as shown in the highlighted gray cells in the *Register Map* section, can be stored in the NVM by setting NVM-PROG = 1 in the COMMON-TRIGGER register. The NVM-PROG is an autoresetting bit. The default values for all the registers in the DACx3204-Q1 are loaded from NVM as soon as a POR event is issued.

The DACx3204-Q1 also implement NVM-RELOAD bit in the COMMON-TRIGGER register. Set this bit to 1 for the device to start an NVM-reload operation. After completion, the device autoresets the NVM-RELOAD bit to 0. During the NVM write or reload operation, all read/write operations to the device are blocked. The *Electrical Characteristics: General* section provides the timing specification for the NVM write cycle. The processor must wait for the specified duration before resuming any read or write operation on the SPI or I²C interface.



7.4 Device Functional Modes

7.4.1 Voltage-Output Mode

The voltage-output mode for each DAC channel can be entered by selecting the power-up option in the VOUT-PDN-X fields in the COMMON-CONFIG register and simultaneously powering down the current output option for the respective channels using the IOUT-PDN-X bits in the same register. Short the OUTx and FBx pins of respective channels externally for closed-loop amplifier output. An open FBx pin saturates the amplifier output. To achieve the desired voltage output, select the correct reference option, select the amplifier gain for the required output range, and program the DAC code in the DAC-X-DATA register of the respective channels.

7.4.1.1 Voltage Reference and DAC Transfer Function

There are three voltage reference options possible with the DACx3204-Q1: internal reference, external reference, and the power supply as reference, as shown in Figure 7-2. The DAC transfer function in the voltage-output and comparator modes changes based on the voltage reference selection.




Figure 7-2. Voltage Reference Selection and Power-Down Logic

7.4.1.1.1 Internal Reference

The DACx3204-Q1 contain an internal reference that is disabled by default. To enable the internal reference, write 1 to bit EN-INT-REF in the COMMON-CONFIG register. The internal reference generates a fixed 1.21-V voltage (typical). Use the VOUT-GAIN-X bit in the DAC-X-VOUT-CMP-CONFIG register to achieve gains of 1.5x, 2x, 3x, or 4x for the DAC output voltage (V_{OUT}). Equation 1 shows DAC transfer function using the internal reference.

$$V_{OUT} = \frac{DAC_DATA}{2^{N}} \times V_{REF} \times GAIN$$
 (1)

where:

- N is the resolution in bits, 10 (DAC53204-Q1), or 12 (DAC63204-Q1).
- DAC_DATA is the decimal equivalent of the binary code that is loaded to the DAC-X-DATA bit in the DAC-X-DATA register. DAC DATA ranges from 0 to 2^N – 1.
- V_{REF} is the internal reference voltage = 1.21 V (typical).
- GAIN = 1.5x, 2x, 3x, or 4x, based on VOUT-X-GAIN bits.



7.4.1.1.2 External Reference

By default, the DACx3204-Q1 operate from an external reference input. The external reference option can also be selected by configuring the VOUT-GAIN-X field in the DAC-X-VOUT-CMP-CONFIG register appropriately. Write 1 to the DIS-MODE-IN bit in the DEVICE-MODE-CONFIG register to minimize I_{DD} . The external reference can be between 1.7 V and VDD. Equation 2 shows DAC transfer function when the external reference is used. The gain at the output stage of the DAC is always 1x in the external reference mode.

Note

The external reference must be less than VDD in both transient and steady-state conditions. Therefore, the external reference must ramp up after VDD and ramp down before VDD.

$$V_{OUT} = \frac{DAC_DATA}{2N} \times V_{REF}$$
 (2)

where:

- N is the resolution in bits, 10 (DAC53204-Q1), or 12 (DAC63204-Q1).
- DAC_DATA is the decimal equivalent of the binary code that is loaded to the DAC-X-DATA field in the DAC-X-DATA register. DAC_DATA ranges from 0 to 2^N – 1.
- V_{REF} is the external reference voltage.

7.4.1.1.3 Power-Supply as Reference

The DACx3204-Q1 can operate with the power-supply pin (VDD) as a reference. Equation 3 shows DAC transfer function when the power-supply pin is used as reference. The gain at the output stage is always 1x.

$$V_{OUT} = \frac{DAC_DATA}{2N} \times V_{DD}$$
 (3)

where:

- N is the resolution in bits, either 10 (DAC53204-Q1), or 12 (DAC63204-Q1).
- DAC_DATA is the decimal equivalent of the binary code that is loaded to the DAC-X-DATA bit in the DAC-X-DATA register.
- DAC_DATA ranges from 0 to 2^N 1.
- V_{DD} is used as the DAC reference voltage.

7.4.2 Current-Output Mode

To enter current-output mode for each DAC channel, disable the respective IOUT-PDN-X bits in the COMMON-CONFIG register, and set the respective VOUT-PDN-X bits in the same register to Hi-Z power-down mode. Select the desired current-output range by writing to the IOUT-RANGE-X bit in the DAC-X-IOUT-MISC-CONFIG register. To minimize leakage in current-output mode, disconnect the FBx pin. For the best power-on glitch performance, program the NVM with IOUT mode using the smallest output range before powering on the output channel, and then immediately program the DAC code and desired output range. The transfer function of the output current is shown in Equation 4.

$$I_{OUT} = \frac{DAC_DATA \times (I_{MAX} - I_{MIN})}{2^8} + I_{MIN}$$
 (4)

where:

- DAC_DATA is the decimal equivalent of the binary code that is loaded to the DAC-X-DATA bit as specified in Section 7.6.8. DAC_DATA ranges from 0 to 255.
- I_{MAX} is the signed maximum current in the IOUT-RANGE-X setting as specified in Section 7.6.5.
- I_{MIN} is the signed minimum current in the IOUT-RANGE-X setting as specified in Section 7.6.5.

7.4.3 Comparator Mode

All the DAC channels can be configured as programmable comparators in the voltage-output mode. To enter the comparator mode for a channel, write 1 to the CMP-X-EN bit in the respective DAC-X-VOUT-CMP-CONFIG register. The comparator output can be configured as push-pull or open-drain using the CMP-X-OD-EN bit. To enable the comparator output on the output pin, write 1 to the CMP-X-OUT-EN bit. To invert the comparator output, write 1 to the CMP-X-INV-EN bit. The FBx pin has a finite impedance. By default, the FBx pin is in the high-impedance mode. To disable high-impedance on the FBx pin, write 1 to the CMP-X-HIZ-IN-DIS bit. Table 7-1 shows the comparator output at the pin for different bit settings.

Note

In the Hi-Z input mode, the comparator input range is limited to:

- For GAIN = 1x, 1.5x, or 2x: $V_{FB} \le (V_{REF} \times GAIN) / 3$
- For GAIN = 3x, or 4x: V_{FB} ≤ (V_{REF} × GAIN) / 6

Any higher input voltage is clipped.

Table 7-1. Comparator Output Configuration

			<u> </u>	
CMP-X-EN	CMP-X-OUT-EN	CMP-X-OD-EN	CMP-X-INV-EN	CMPX-OUT PIN
0	X	X	X	Comparator not enabled
1	0	X	X	No output
1	1	0	0	Push-pull output
1	1	0	1	Push-pull and inverted output
1	1	1	0	Open-drain output
1	1	1	1	Open-drain and inverted output

Figure 7-3 shows the interface circuit when all the DAC channels are configured as comparators. The programmable comparator operation is as shown in Figure 7-4. Individual comparator channels can be configured in no-hysteresis, with-hysteresis, and window-comparator modes using the CMP-X-MODE bit in the respective DAC-X-CMP-MODE-CONFIG register, as shown in Table 7-2.




Figure 7-3. Comparator Interface






Figure 7-4. Programmable Comparator Operation

Table 7-2. Comparator Mode Selection

CMP-X-MODE BIT FIELD	COMPARATOR CONFIGURATION					
00	Normal comparator mode. No hysteresis or window operation.					
01	Hysteresis comparator mode. DAC-X-MARGIN-HIGH and DAC-X-MARGIN-LOW registers set the hysteresis.					
10	Window comparator mode. DAC-X-MARGIN-HIGH and DAC-X-MARGIN-LOW registers set the window bounds.					
11	Invalid setting					



7.4.3.1 Programmable Hysteresis Comparator

Comparator mode provides hysteresis when the CMP-X-MODE bit is set to 01b, as shown in Table 7-2. The hysteresis is provided by the DAC-X-MARGIN-HIGH and DAC-X-MARGIN-LOW registers, as shown in Figure 7-5.

When the DAC-X-MARGIN-HIGH is set to full-code or the DAC-X-MARGIN-LOW is set to zero-code, the comparator works as a latching comparator that is, the output is latched after the threshold is crossed. The latched output can be reset by writing to the corresponding RST-CMP-FLAG-X bit in the COMMON-DAC-TRIG register. Figure 7-6 shows the behavior of a latching comparator with active low output and Figure 7-7 shows the behavior of a latching comparator with active high output.

Note

The value of the DAC-X-MARGIN-HIGH register must be greater than the value of the DAC-X-MARGIN-LOW register. The comparator output in the hysteresis mode can only be noninverting that is, the CMP-X-INV-EN bit in the DAC-X-VOUT-CMP-CONFIG register must be set to 0. In latching mode, for the reset to take effect, the input voltage must be within DAC-X-MARGIN-HIGH and DAC-X-MARGIN-LOW.




Figure 7-5. Programmable Hysteresis Without Latching Output




Figure 7-6. Latching Comparator With Active Low Output




Figure 7-7. Latching Comparator With Active High Output



7.4.3.2 Programmable Window Comparator

Window comparator mode is enabled by setting the CMP-X-MODE bit to 10b, as shown in Table 7-2. The window bounds are set by the DAC-X-MARGIN-HIGH and the DAC-X-MARGIN-LOW registers, as shown in Figure 7-8. The output of the window comparator for a given channel is indicated by the respective WIN-CMP-X bit in the CMP-STATUS register. The comparator output (WIN-CMP-X) can be latched by writing 1 to the WIN-LATCH-EN bit in the COMMON-CONFIG register. After being latched, the comparator output can be reset using the corresponding RST-CMP-FLAG-X bit in the COMMON-DAC-TRIG register. For the reset to take effect, the input must be within the window bounds.




Figure 7-8. Window Comparator Operation

A single comparator is used per channel to check both the *margin-high* and *margin-low* limits of the window. Therefore, the window comparator function has a finite response time as specified in the *Electrical Characteristics: Comparator Mode* section. Also, the static behavior of the WIN-CMP-X bit is not reflected at the output pins. Set the CMP-X-OUT-EN bit to 0. The WIN-CMP-X bit must be read digitally using the communication interface. This bit can also be mapped to the GPIO pin, as shown in Table 7-19.

Note

- The value of the DAC-X-MARGIN-HIGH register must be greater than that of the DAC-X-MARGIN-LOW register.
- Set the SLEW-RATE-X bit to 0000b (no-slew) and LOG-SLEW-EN-X bit to 0b in the DAC-X-FUNC-CONFIG register to get the best response time from the window comparator.
- The CMP-X-OUT-EN bit in the DAC-X-VOUT-CMP-CONFIG register can be set to 0b to eliminate undesired toggling of the OUT pin.

7.4.4 Fault-Dump Mode

The DACx3204-Q1 provides a feature to save a few registers into the NVM when the FAULT-DUMP bit is triggered or the GPIO mapped to fault-dump (as shown in Table 7-18) is triggered. This feature is useful in system-level fault management to capture the state of the device or system just before a fault is triggered, to allow diagnosis after the fault has occurred. The registers saved when fault-dump is triggered, are:

- CMP-STATUS[7:0]
- DAC-0-DATA[15:8]
- DAC-1-DATA[15:8]
- DAC-2-DATA[15:8]
- DAC-3-DATA[15:8]

Note

When the fault-dump cycle is in progress, any change in the data can corrupt the final outcome. Make sure the comparator and the DAC codes are stable during the NVM write cycle.

Table 7-3 shows the storage format of the registers in the NVM.

NVM ROWS	B31-B24	B23-B16	B15-B8	B7-B0
Row1	CMP-STATUS[7:0]	Don't care		
Row2	DAC-0-DATA[15:8]	DAC-1-DATA[15:8] DAC-2-DATA[15:8] DAC-3-DATA[

The data captured in the NVM after the fault dump can be read in a specific sequence:

- 1. Set the EE-READ-ADDR bit to 0b in the COMMON-CONFIG register, to select row1 of the NVM.
- 2. Trigger the read of the selected NVM row by writing 1 to the READ-ONE-TRIG in the COMMON-TRIGGER register; this bit autoresets. This action copies that data from the selected NVM row to SRAM addresses 0x9D (LSB 16 bits from the NVM) and 0x9E (MSB 16 bits from the NVM).
- 3. To read the SRAM data:
 - a. Write 0x009D to the SRAM-CONFIG register.
 - b. Read the data from the SRAM-DATA register to get the LSB 16 bits.
 - c. Write 0x009E to the SRAM-CONFIG register.
 - d. Read the data from the SRAM-DATA register again to get the MSB bits.
- 4. Set the EE-READ-ADDR bit to 1b in the COMMON-CONFIG register, to select row2 of the NVM. Repeat steps 2 and 3.

7.4.5 Application-Specific Modes

This section provides the details of application-specific functional modes available in DACx3204-Q1.

7.4.5.1 Voltage Margining and Scaling

Voltage margining or scaling is a primary application for DACx3204-Q1. This section provides specific features available for this application such as Hi-Z output, slew-rate control, PROTECT input, and PMBus compatibility.

7.4.5.1.1 High-Impedance Output and PROTECT Input

All the DAC output channels remain in high-impedance (Hi-Z) when VDD is off. Figure 7-9 shows a simplified schematic of DACx3204-Q1 used in a voltage-margining application. The series resistor R_S is needed in voltage-output mode, but is optional in current-output mode. Almost all linear regulators and DC/DC converters have a feedback voltage of \leq 1.25 V. The low-leakage currents at the outputs are maintained for V_{FB} of \leq 1.25 V. Thus, for all practical purposes, the DAC outputs appear as Hi-Z when VDD of the DAC is off in voltage margining and scaling applications. This feature allows for seamless integration of the DACx3204-Q1 into a system without any need for additional power-supply sequencing for the DAC.




Figure 7-9. High-Impedance (Hi-Z) Output and PROTECT Input

The DAC channels power down to Hi-Z at boot up. The outputs can power up with a preprogrammed code that corresponds to the nominal output of the DC/DC converter or the linear regulator. This feature allows for smooth power up and power down of the DAC without impacting the feedback loop of the DC/DC converter or the linear regulator.

The GPIO pin of the DACx3204-Q1 can be configured as a PROTECT function, as shown in Table 7-18. PROTECT takes the DAC outputs to a predictable state with a slewed or direct transition. This function is useful in systems where a fault condition (such as a brownout), a subsystem failure, or a software crash requires that the DAC outputs reach a predefined state without the involvement of a processor. The detected event can be fed to the GPIO pin that is configured as the PROTECT input. The PROTECT function can also be triggered using



the PROTECT bit in the COMMON-TRIGGER register. Configure the behavior of the PROTECT function in the PROTECT-CONFIG field in the DEVICE-MODE-CONFIG register, as shown in Table 7-4.

Note

- After the PROTECT function is triggered, the write functionality is disabled on the communication interface until the function is completed.
- The PROTECT-FLAG bit in the CMP-STATUS register is set to 1 when the PROTECT function is triggered. This bit can be polled by reading the CMP-STATUS register. After the PROTECT function is complete, a read command on the CMP-STATUS register resets the PROTECT-FLAG bit.

Table 7-4. PROTECT Function Configuration

PROTECT-CONFIG FIELD	FUNCTION		
00	Switch to Hi-Z power-down (no slew).		
01	Switch to DAC code stored in NVM (no slew) and then switch to Hi-Z power-down.		
10	Slew to margin-low code and then switch to Hi-Z power-down.		
11	Slew to margin-high code and then switch to Hi-Z power-down.		

7.4.5.1.2 Programmable Slew-Rate Control

When the DAC data registers are written, the voltage on DAC output (V_{OUT}) immediately transitions to the new code following the slew rate and settling time specified in the *Electrical Characteristics*.

The slew rate control feature allows the user to control the rate at which the output voltage (V_{OUT}) changes. When this feature is enabled (using the SLEW-RATE-X[3:0] bits), the DAC output changes from the current code to the code in the DAC-X-MARGIN-HIGH or DAC-X-MARGIN-LOW registers (when margin high or low commands are issued to the DAC) using the step size and time-period per step set in CODE-STEP-X and SLEW-RATE-X bits in the DAC-X-FUNC-CONFIG register:

- SLEW-RATE-X defines the time-period per step at which the digital slew updates.
- CODE-STEP-X defines the number of LSBs by which the output value changes at each update, for the corresponding channels.

Table 7-5 and Table 7-6 show different settings available for CODE-STEP-X and SLEW-RATE-X. With the default slew rate control setting of no-slew, the output changes immediately at a rate limited by the output drive circuitry and the attached load.

When the slew rate control feature is used, the output changes happen at the programmed slew rate. This configuration results in a staircase formation at the output as shown in Figure 7-10. Do not write to CODE-STEP-X, SLEW-RATE-X, or DAC-X-DATA during the output slew operation. Equation 5 provides the equation for the calculating the slew time (t_{SLEW}).




Figure 7-10. Programmable Slew-Rate Control

$$t_{SLEW} = SLEW_RATE \times CEILING \left(\frac{MARGIN_HIGH - MARGIN_LOW}{CODE_STEP} + 1 \right)$$
 (5)

where:

- SLEW_RATE is the SLEW-RATE-X setting as specified in Table 7-6.
- CODE_STEP is the CODE-STEP-X setting as specified in Table 7-5.
- MARGIN_HIGH is the decimal value of the DAC-X-MAGIN-HIGH bits specified in the DAC-X-MARGIN-HIGH register.
- MARGIN_LOW is the decimal value of the DAC-X-MAGIN-LOW bits specified in the DAC-X-MARGIN-LOW register.

Table	7-5.	Code	Step
-------	------	------	------

REGISTER	CODE-STEP-X[2]	CODE-STEP-X[1]	CODE-STEP-X[0]	CODE STEP SIZE
DAC-X-FUNC-CONFIG	0	0	0	1 LSB (default)
	0	0	1	2 LSB
	0	1	0	3 LSB
	0	1	1	4 LSB
	1	0	0	6 LSB
	1	0	1	8 LSB
	1	1	0	16 LSB
	1	1	1	32 LSB

Table 7-6. Slew Rate

Tuble 1 6. Olew Nate								
REGISTER	SLEW-RATE-X[3]	SLEW-RATE-X[2]	SLEW-RATE-X[1]	SLEW-RATE-X[0]	TIME PERIOD (PER STEP)			
DAC-X-FUNC-CONFIG	0	0	0	0	No slew (default)			
	0	0	0	1	4 µs			
	0	0	1	0	8 µs			
	0	0	1	1	12 µs			
	0	1	0	0	18 µs			
	0	1	0	1	27.04 µs			
	0	1	1	0	40.48 µs			
	0	1	1	1	60.72 μs			
	1	0	0	0	91.12 μs			
	1	0	0	1	136.72 µs			
	1	0	1	0	239.2 μs			
	1	0	1	1	418.64 µs			
	1	1	0	0	732.56 µs			
	1	1	0	1	1282 µs			
	1	1	1	0	2563.96 µs			
	1	1	1	1	5127.92 µs			



7.4.5.1.3 PMBus Compatibility Mode

The PMBus protocol is an I²C-based communication standard for power-supply management. PMBus contains standard command codes tailored to power supply applications. The DACx3204-Q1 implement some PMBus commands such as *Turn Off, Turn On, Margin Low, Margin High, Communication Failure Alert Bit (CML)*, as well as *PMBUS revision*. Figure 7-11 shows typical PMBus connections. The EN-PMBUS bit in the INTERFACE-CONFIG register must be set to 1 to enable the PMBus protocol.




Figure 7-11. PMBus Connections

Similar to I²C, PMBus is a variable length packet of 8-bit data bytes, each with a receiver acknowledge, wrapped between a start and stop bit. The first byte is always a 7-bit *target address* followed by a *write* bit, sometimes called the *even address* that identifies the intended receiver of the packet. The second byte is an 8-bit *command* byte, identifying the PMBus command being transmitted using the respective command code. After the command byte, the transmitter either sends data associated with the command to write to the receiver command register (from least significant byte to most significant byte, as shown in Table 7-7), or sends a new start bit indicating the desire to read the data associated with the command register from the receiver. Then the receiver transmits the data following the same least significant byte first format (see Table 7-8).

Table 7-7. PMBus Update Sequence

MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	ress (A) l tion 7.5.2	,			mmand b tion 7.5.2	,		Data byte - LSDB			Data byte - MSDB (Optional)				
DB [31:24]			DB [23:16	6]		DB [15:8]									

Table 7-8. PMBus Read Sequence

s	MSB		R/W (0)	ACK	MSB		LSB	ACK	Sr	MSB		R/W (1)	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	ADDR Sectio						BYTE 5.2.2.2		Sr	ADDR Section		BYTE 5.2.2.1		ı	LSDE	3		MSDE	В (Ор	tional)	
	From Co	ontrol	ler	Target	From	Con	troller	Target		From C	ontro	ller	Target	Fro	m Ta	rget	Controller	Fro	m Ta	rget	Controller

The DACx3204-Q1 I²C interface implements some of the PMBus commands. Table 7-9 shows the supported PMBus commands that are implemented in DACx3204-Q1. The DAC uses DAC-X-MARGIN-LOW, DAC-X-MARGIN-HIGH bits, SLEW-RATE-X, and CODE-STEP-X bits for PMBUS-OPERATION-CMD-X. To access multiple channels, write the PMBus page address as specified in the *Register Names* table in the *Register Map* section to the PMBUS-PAGE register first, followed by a write to the channel-specific register.

Table 7-9. PMBus Operation Commands

	•	
REGISTER	PMBUS-OPERATION-CMD-X[15:8]	DESCRIPTION
	00h	Turn off
PMBUS-OP-CMD-X	80h	Turn on
FINIBUS-OF-CIVID-X	94h	Margin low
	A4h	Margin high

The DACx3204-Q1 also implement PMBus features such as group command protocol and communication time-out failure. The CML bit in the PMBUS-CML register indicates a communication fault in the PMBus. This bit is reset by writing 1.

To get the PMBus version, read the PMBUS-VERSION register.

7.4.5.2 Function Generation

The DACx3204-Q1 implement a continuous function or waveform generation feature. These devices can generate a triangular wave, sawtooth wave, and sine wave independently for every channel.

7.4.5.2.1 Triangular Waveform Generation

Figure 7-12 shows that the triangular waveform uses the DAC-X-MARGIN-LOW (FUNCTION-MIN) and DAC-X-MARGIN-HIGH (FUNCTION-MAX) registers for minimum and maximum levels, respectively. The frequency of the waveform depends on the min and max levels, CODE-STEP and SLEW-RATE settings as shown in Equation 6. An external RC load with a time-constant larger than the slew-rate settings can be dominant over the internal frequency calculation. The CODE-STEP-X and SLEW-RATE-X settings are available in the DAC-X-FUNC-CONFIG register. Writing 0b000 to the FUNC-CONFIG-X bit field in the DAC-X-FUNC-CONFIG register selects triangular waveform.

$$f_{TRIANGLE} = \frac{1}{2 \times TIME_STEP \times CEILING\left(\frac{FUNCTION_MAX - FUNCTION_MIN}{CODE_STEP}\right)}$$
(6)

where:

- TIME STEP is the SLEW-RATE-X setting as specified in Table 7-6.
- CODE_STEP is the CODE-STEP-X setting as specified in Table 7-5.
- FUNCTION_MAX is the decimal value of DAC-X-MAGIN-HIGH bits specified in the DAC-X-MARGIN-HIGH register.
- FUNCTION_MIN is the decimal value of the DAC-X-MAGIN-LOW bits specified in the DAC-X-MARGIN-LOW register.




Figure 7-12. Triangle Waveform

7.4.5.2.2 Sawtooth Waveform Generation

Figure 7-13 shows the sawtooth and the inverse sawtooth waveforms use the DAC-X-MARGIN-LOW (FUNCTION-MIN) and DAC-X-MARGIN-HIGH (FUNCTION-MAX) registers for minimum and maximum levels, respectively. The frequency of the waveform depends on the min and max levels, CODE-STEP and SLEW-RATE settings as shown in Equation 7. An external RC load with a time constant larger than the slew-rate settings can be dominant over the internal frequency calculation. The CODE-STEP-X and SLEW-RATE-X settings are available in the DAC-X-FUNC-CONFIG register. Write 0b001 to the FUNC-CONFIG-X bit field in the DAC-X-FUNC-CONFIG register to select sawtooth waveform, and write 0b010 to select inverse sawtooth waveform.

$$f_{SAWTOOTH} = \frac{1}{TIME_STEP \times CEILING\left(\frac{FUNCTION_MAX - FUNCTION_MIN}{CODE_STEP} + 1\right)}$$
(7)

where:

- TIME_STEP is the SLEW-RATE-X setting as specified in Table 7-6.
- CODE STEP is the CODE-STEP-X setting as specified in Table 7-5.
- FUNCTION_MAX is the decimal value of the DAC-X-MAGIN-HIGH bits specified in the DAC-X-MARGIN-HIGH register.
- FUNCTION_MIN is the decimal value of the DAC-X-MAGIN-LOW bits specified in the DAC-X-MARGIN-LOW.




Figure 7-13. Sawtooth Waveform

7.4.5.2.3 Sine Waveform Generation

The sine wave function uses 24 preprogrammed points per cycle. The frequency of the sine wave depends on the SLEW-RATE settings as shown in Equation 8:

$$f_{SINE_WAVE} = \frac{1}{24 \times SLEW RATE}$$
 (8)

where SLEW_RATE is the SLEW-RATE-X setting as specified in Table 7-6.

An external RC load with a time constant larger than the slew-rate settings can be dominant over the internal frequency calculation. The SLEW-RATE-X setting is available in the DAC-X-FUNC-CONFIG register. Writing 0b100 to the FUNC-CONFIG-X bit field in the DAC-X-FUNC-CONFIG register selects sine wave. The codes for the sine wave are fixed. Use the gain settings at the output amplifier for changing the full-scale output using the internal reference option. The gain settings are accessible through the VOUT-GAIN-X bits in the DAC-X-VOUT-CMP-CONFIG register. Table 7-10 shows the list of hard-coded discrete points for the sine wave with 12-bit resolution and Figure 7-14 shows the pictorial representation of the sine wave. There are four phase settings available for the sine wave that are selected using the PHASE-SEL-X bit in the DAC-X-FUNC-CONFIG register.

12-BIT VALUE SEQUENCE **SEQUENCE** 12-BIT VALUE 0 (0° phase start) 0x800 12 0x800 13 0x9A8 0x658 2 0xB33 14 0x4CD 3 15 0x379 0xC87 4 0xD8B 16 (240° phase start) 0x275 5 0xE2F 17 0x1D1 6 (90° phase start) 18 0xE66 0x19A 0xE2F 19 0x1D1 20 8 (120° phase start) 0xD8B 0x275 0xC87 21 0x379 10 0xB33 22 0x4CD 11 23 0x9A8 0x658

Table 7-10. Sine Wave Data Points




Figure 7-14. Sine Wave Generation



7.4.6 Device Reset and Fault Management

This section provides the details of power-on-reset (POR), software reset, and other diagnostics and fault-management features of DACx3204-Q1.

7.4.6.1 Power-On Reset (POR)

The DACx3204-Q1 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the V_{DD} supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a POR (boot-up) delay. The default value for all the registers in the DACx3204-Q1 is loaded from NVM as soon as the POR event is issued.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific V_{DD} levels, as indicated in Figure 7-15, to make sure that the internal capacitors discharge and reset the device at power up. To make sure that a POR occurs, V_{DD} must be less than 0.7 V for at least 1 ms. When V_{DD} drops to less than 1.65 V, but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When V_{DD} remains greater than 1.65 V, a POR does not occur.




Figure 7-15. Threshold Levels for V_{DD} POR Circuit

7.4.6.2 External Reset

An external reset to the device can be triggered through the GPIO pin or through the register map. To initiate a device software reset event, write the reserved code 1010b to the RESET field in the COMMON-TRIGGER register. A software reset initiates a POR event. The GPIO pin can be configured as a RESET pin as shown in Table 7-18. This configuration must be programmed into the NVM so that the setting is not cleared after the device reset. The RESET input must be a low pulse. The device starts the boot-up sequence after the falling edge of the RESET input. The rising edge of the RESET input does not have any effect.

7.4.6.3 Register-Map Lock

The DACx3204-Q1 implement a register-map lock feature that prevents an accidental or unintended write to the DAC registers. The device locks all the registers when the DEV-LOCK bit in the COMMON-CONFIG register is set to 1. However, the software reset function through the COMMON-TRIGGER register is not blocked when using I²C interface. To bypass the DEV-LOCK setting, write 0101b to the DEV-UNLOCK bits in the COMMON-TRIGGER register.



7.4.6.4 NVM Cyclic Redundancy Check (CRC)

The DACx3204-Q1 implement a cyclic redundancy check (CRC) feature for the NVM to make sure that the data stored in the NVM is uncorrupted. There are two types of CRC alarm bits implemented in DACx3204-Q1:

- NVM-CRC-FAIL-USER
- NVM-CRC-FAIL-INT

The NVM-CRC-FAIL-USER bit indicates the status of user-programmable NVM bits, and the NVM-CRC-FAIL-INT bit indicates the status of internal NVM bits The CRC feature is implemented by storing a 16-Bit CRC (CRC-16-CCITT) along with the NVM data each time NVM program operation (write or reload) is performed and during the device start up. The device reads the NVM data and validates the data with the stored CRC. The CRC alarm bits (NVM-CRC-FAIL-USER and NVM-CRC-FAIL-INT in the GENERAL-STATUS register) report any errors after the data are read from the device NVM. The alarm bits are set only at boot-up.

7.4.6.4.1 NVM-CRC-FAIL-USER Bit

A logic 1 on NVM-CRC-FAIL-USER bit indicates that the user-programmable NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. To reset the alarm bits to 0, issue a software reset (see *Section 7.4.6.2*) command, or cycle power to the DAC. A software reset or power-cycle also reloads the user-programmable NVM bits. In case the failure persists, reprogram the NVM.

7.4.6.4.2 NVM-CRC-FAIL-INT Bit

A logic 1 on NVM-CRC-FAIL-INT bit indicates that the internal NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. In case of a temporary failure, to reset the alarm bits to 0, issue a software reset (see *Section 7.4.6.2*) command or cycle power to the DAC. A permanent failure in the NVM makes the device unusable.

7.4.7 Power-Down Mode

The DACx3204-Q1 output amplifier and internal reference can be independently powered down through the EN-INT-REF, VOUT-PDN-X, and IOUT-PDN-X bits in the COMMON-CONFIG register, as shown in Figure 7-2. At power up, the DAC output and the internal reference are disabled by default. In power-down mode, the DAC outputs (OUTx pins) are in a high-impedance state. To change this state to 10 k Ω -AGND or 100 k Ω -AGND in the voltage-output mode (at power up), use the VOUT-PDN-X bits. The power-down state for current-output mode is always high-impedance.

The DAC power-up state can be programmed to any state (power-down or normal mode) using the NVM. Table 7-11 shows the DAC power-down bits. The individual channel power-down bits or the global device power-down function can be mapped to the GPIO pin using the GPIO-CONFIG register.

Table 7-11. DAC Power-Down Bits

REGISTER	VOUT-PDN-X[1]	VOUT-PDN-X[0]	IOUT-PDN-X	DESCRIPTION
	0	0	1	Power up VOUT-X.
	0	1	1	Power down VOUT-X with 10 k Ω to AGND. Power down IOUT-X to Hi-Z.
COMMON-CONFIG	1	0	1	Power down VOUT-X with 100 k Ω to AGND. Power down IOUT-X to Hi-Z.
	1	1	1	Power down VOUT-X to Hi-Z. Power down IOUT-X to Hi-Z (default).
	1	1	0	Power down VOUT-X to Hi-Z. Power up IOUT-X.



7.5 Programming

The DACx3204-Q1 are programmed through either a 3-wire SPI or 2-wire I²C interface. A 4-wire SPI mode is enabled by mapping the GPIO pin as SDO. The SPI readback operates at a lower SCLK than the standard SPI write operation. The type of interface is determined based on the first protocol to communicate after device power up. After the interface type is determined, the device ignores any change in the type while the device is on. The interface type can be changed after a power cycle.

7.5.1 SPI Programming Mode

An SPI access cycle for DACx3204-Q1 is initiated by asserting the SYNC pin low. The serial clock, SCLK, can be a continuous or gated clock. SDI data are clocked on SCLK falling edges. The SPI frame for DACx3204-Q1 is 24 bits long. Therefore, the SYNC pin must stay low for at least 24 SCLK falling edges. The access cycle ends when the SYNC pin is deasserted high. If the access cycle contains less than the minimum clock edges, the communication is ignored. By default, the SDO pin is not enabled (three-wire SPI). In the three-wire SPI mode, if the access cycle contains more than the minimum clock edges, only the first 24 bits are used by the device. When SYNC is high, the SCLK and SDI signals are blocked, and SDO becomes Hi-Z to allow data readback from other devices connected on the bus.

Table 7-12 and Figure 7-16 describe the format for the 24-bit SPI access cycle. The first byte input to SDI is the instruction cycle. The instruction cycle identifies the request as a read or write command and the 7-bit address that is to be accessed. The last 16 bits in the cycle form the data cycle.




Table 7-12. SPI Read/Write Access Cycle




Figure 7-16. SPI Write Cycle

Read operations require that the SDO pin is first enabled by setting the SDO-EN bit in the INTERFACE-CONFIG register. This configuration is called four-wire SPI. A read operation is initiated by issuing a read command access cycle. After the read command, a second access cycle must be issued to get the requested data. The output data format is shown in Table 7-13 and Figure 7-17. Data are clocked out on the SDO pin either on the falling edge or rising edge of SCLK according to the FSDO bit, as shown in Figure 6-3.

Table 7-13. SDO Output Access Cycle

BIT	FIELD	DESCRIPTION
23	R/W	Echo R/W from previous access cycle
22-16	A[6:0]	Echo register address from previous access cycle
15-0	DI[15:0]	Readback data requested on previous access cycle




Figure 7-17. SPI Read Cycle

The daisy-chain operation is also enabled with the SDO pin. In daisy-chain mode, multiple devices are connected in a *chain* with the SDO pin of one device is connected to SDI pin of the following device, as shown in Figure 7-18. The SPI host drives the SDI pin of the first device in the chain. The SDO pin of the last device in the chain is connected to the POCI pin of the SPI host. In four-wire SPI mode, if the access cycle contains multiples of 24 clock edges, only the last 24 bits are used by the device first device in the chain. If the access cycle contains clock edges that are not in multiples of 24, the SPI packet is ignored by the device. Figure 7-19 describes the packet format for the daisy-chain write cycle.




Figure 7-18. SPI Daisy-Chain Connection




Figure 7-19. SPI Daisy-Chain Write Cycle



7.5.2 I²C Programming Mode

The DACx3204-Q1 devices have a 2-wire serial interface (SCL and SDA), and one address pin (A0), as shown in the pin diagram in the Pin Configuration and Functions section. The I²C bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C-compatible devices connect to the I²C bus through the open drain I/O pins, SDA and SCL.

The I²C specification states that the device that controls communication is called a *controller*, and the devices that are controlled by the controller are called targets. The controller generates the SCL signal. The controller also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the controller. The controller on an I²C bus is typically a microcontroller or digital signal processor (DSP). The DACx3204-Q1 family operates as a target on the I²C bus. A target acknowledges controller commands, and upon controller control, receives or transmits data.

Typically, the DACx3204-Q1 family operates as a target receiver. A controller writes to the DACx3204-Q1, a target receiver. However, if a controller requires the DACx3204-Q1 internal register data, the DACx3204-Q1 operate as a target transmitter. In this case, the controller reads from the DACx3204-Q1. According to I2C terminology, read and write refer to the controller.

The DACx3204-Q1 family supports the following data transfer modes:

- Standard mode (100Kbps)
- Fast mode (400Kbps)
- Fast mode plus (1.0Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, both modes are referred to as F/S-mode in this document. The fast mode plus protocol is supported in terms of data transfer speed, but not output current. The low-level output current is 3 mA; similar to the case of standard and fast modes. The DACx3204-Q1 family supports 7-bit addressing. The 10-bit addressing mode is not supported. The device supports the general call reset function. Sending the following sequence initiates a software reset within the device: start or repeated start, 0x00, 0x06, stop. The reset is asserted within the device on the rising edge of the ACK bit, following the second byte.

Other than specific timing signals, the I²C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. An acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle, as shown in Figure 7-20.




Figure 7-20. Acknowledge and Not Acknowledge on the I²C Bus



7.5.2.1 F/S Mode Protocol

The following steps explain a complete transaction in F/S mode.

- 1. The controller initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 7-21. All I²C-compatible devices recognize a start condition.
- 2. The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the controller makes sure that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in Figure 7-22. All devices recognize the address sent by the controller and compare the address to the respective internal fixed address. Only the target device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9th SCL cycle, as shown in Figure 7-20. When the controller detects this acknowledge, the communication link with a target has been established.
- 3. The controller generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the target. In either case, the receiver must acknowledge the data sent by the transmitter. The acknowledge signal can be generated by the controller or by the target, depending on which is the receiver. The 9-bit valid data sequences consists of eight data bits and one acknowledge-bit, and can continue as long as necessary.
- 4. To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low-to-high while the SCL line is high, as shown in Figure 7-21. This action releases the bus and stops the communication link with the addressed target. All I²C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all target devices then wait for a start condition followed by a matching address.




Figure 7-21. Start and Stop Conditions




Figure 7-22. Bit Transfer on the I²C Bus



7.5.2.2 I²C Update Sequence

For a single update, the DACx3204-Q1 require a start condition, a valid I²C address byte, a command byte, and two data bytes, as listed in Table 7-14.

MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	Address (A) byte Section 7.5.2.2.1				mmand b tion 7.5.2	,		Data	byte - M	ISDB		Data byte - LSDB			
DB [31:24]				DB [23:16	6]			DB [15:8]]			DB [7:0]			

After each byte is received, the DACx3204-Q1 family acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in Figure 7-23. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I²C address byte selects the DACx3204-Q1.




Figure 7-23. I²C Bus Protocol

The command byte sets the operating mode of the selected DACx3204-Q1 device. For a data update to occur when the operating mode is selected by this byte, the DACx3204-Q1 device must receive two data bytes: the most significant data byte (MSDB) and least significant data byte (LSDB). The DACx3204-Q1 device performs an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 10 kSPS. Using fast mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 25 kSPS. When a stop condition is received, the DACx3204-Q1 device releases the I²C bus and awaits a new start condition.

7.5.2.2.1 Address Byte

The address byte, as shown in Table 7-15, is the first byte received from the controller device following the start condition. The first four bits (MSBs) of the address are factory preset to 1001. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin, and consequently responds to that particular address according to Table 7-16.

Table 7-15. Address Byte

COMMENT		MSB								
_	AD6 AD5 AD			AD3	AD2	AD1	AD0	R/W		
General address	1	0	0	1	See Table 7-16 (target address column)			0 or 1		
Broadcast address	1	0	0	0	1	1	1	0		

Table 7-16. Address Format

TARGET ADDRESS	A0 PIN
000	AGND
001	VDD
010	SDA
011	SCL

The DACx3204-Q1 supports broadcast addressing, which is used for synchronously updating or powering down multiple DACx3204-Q1 devices. When the broadcast address is used, the DACx3204-Q1 responds regardless of the address pin state. Broadcast is supported only in write mode.

7.5.2.2.2 Command Byte

The Register Names table in the Register Map section lists the command byte in the ADDRESS column.



7.5.2.3 I²C Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a target address and the R/W bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the target address and the R/W bit set to 1 for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The controller must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register.

The broadcast address cannot be used for reading.

Table 7-17. Read Sequence

s	MSB		R/W (0)	ACK	MSB		LSB	ACK	Sr	MSB		R/W (1)	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	ADDR Sectio				COMM Section		BYTE 5.2.2.2		Sr			BYTE 5.2.2.1		N	MSDE	3		l	SDE	3	
	From Co	ontrol	ler	Target	From	Con	troller	Target		From C	ontro	ller	Target	Fro	m Ta	rget	Controller	Fro	m Ta	rget	Controller

7.5.3 General-Purpose Input/Output (GPIO) Modes

Together with I²C and SPI, the DACx3204-Q1 also support a GPIO that can be configured in the NVM for multiple functions. This pin allows for updating the DAC output channels and reading status bits without using the programming interface, thus enabling processor-less operation. In the GPIO-CONFIG register, write 1 to the GPI-EN bit to set the GPIO pin as an input, or write 1 to the GPO-EN bit to set the pin as output. There are global and channel-specific functions mapped to the GPIO pin. For channel-specific functions, select the channels using the GPI-CH-SEL field in the GPIO-CONFIG register. Table 7-18 lists the functional options available for the GPIO as input and Table 7-19 lists the options for the GPIO as output. Some of the GP input operations are edge-triggered after the device boots up. After the power supply ramps up, the device registers the GPI level and executes the associated command. This feature allows the user to configure the initial output state at power-on. By default, the GPIO pin is not mapped to any operation. When the GPIO pin is mapped to a specific input function, the corresponding software bit functionality is disabled to avoid a race condition. When used as a RESET input, the GPIO pin must transmit an active-low pulse for triggering a device reset. All other constraints of the functions are applied to the GPIO-based trigger.

Note

Pull the GPIO pin to high or low when not used. When the GPIO pin is used as RESET, the configuration must be programmed into the NVM. Otherwise, the setting is cleared after the device resets.



Table 7-18. General-Purpose Input Function Map

		Table 7-18.	General-Purpose Input	runction map)
REGISTER	BIT FIELD	VALUE	CHANNELS	GPIO EDGE / LEVEL	FUNCTION
		0010	All	Falling-edge	Trigger FAULT-DUMP
		0010	All	Rising-edge	No effect
		0011	As per GPI-CH-SEL	Falling-edge	IOUT power-down
		0011	As per GFI-CH-SEL	Rising-edge	IOUT power-up
		0100	As per GPI-CH-SEL	Falling-edge	VOUT power-down. Pulldown resistor as per the VOUT-PDN-X setting
				Rising-edge	VOUT power-up
		0101	All	Falling-edge	Trigger PROTECT function
		0101	All	Rising-edge	No effect
		0111	All	Falling-edge	Trigger CLR function
		0111	All	Rising-edge	No effect
			As per GPI-CH-SEL. Both	Falling-edge	Trigger LDAC function
GPIO-CONFIG	GPI-CONFIG	1000	the SYNC-CONFIG-X and the GPI-CH-SEL must be configured for every channel.	Rising-edge	No effect
GFIO-CONFIG	GPI-CONFIG	1001	As per GPI-CH-SEL	Falling-edge	Stop function generation
			As per GF1-GF1-GEL	Rising-edge	Start function generation
		1010	As per GPI-CH-SEL	Falling-edge	Trigger margin-low
		1010	As per or i-ori-occ	Rising-edge	Trigger margin-high
		1011	All	Low pulse	Trigger device RESET. The RESET configuration must be programmed into the NVM.
				Rising-edge	No effect
		1100	All	Falling-edge	Allows NVM programming
		1100	All	Rising-edge	Blocks NVM programming
				Falling-edge	Allows register map update
		1101	All	Rising-edge	Blocks register map write except a write to the DEV-UNLOCK field through I ² C or SPI and the RESET fields through I ² C
		Others	N/A	N/A	Not applicable

Table 7-19. General-Purpose Output (STATUS) Function Map

REGISTER	BIT FIELD	VALUE	FUNCTION
		0001	NVM-BUSY
		0100	DAC-0-BUSY
		0101	DAC-1-BUSY
		0110	DAC-2-BUSY
GPIO-CONFIG	GPO-CONFIG	0111	DAC-3-BUSY
GPIO-CONFIG	GFO-CONFIG	1000	WIN-CMP-0
		1001	WIN-CMP-1
		1010	WIN-CMP-2
		1011	WIN-CMP-3
		Others	Not applicable



7.6 Register Map

Table 7-20. Register Map

DE01075D(1) (2)			MOST	SIGNIFICANT	DATA BYTE (1510 7 20		•		LEAS1	SIGNIFICAN	T DATA BYTE	(LSDB)		
REGISTER ⁽¹⁾ (2)	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
NOP								N	OP			•		•		
DAC-X-MARGIN- HIGH						DAC-X-MA	RGIN-HIGH								X	
DAC-X-MARGIN- LOW						DAC-X-MA	RGIN-LOW							Х		
DAC-X-VOUT- CMP-CONFIG		Х			VOUT-X-GAIN	I			X CMP-X-C EN				CMP-X- OUT-EN	CMP-X-HIZ- IN-DIS	CMP-X-INV- EN	CMP-X-EN
DAC-X-IOUT-MISC- CONFIG		Х			IOUT-X	-RANGE			х						l	
DAC-X-CMP- MODE-CONFIG		2	X		CMP-X	-MODE		<u>'</u>	х							
DAC-X-FUNC- CONFIG	CLR-SEL-X	SYNC- CONFIG-X	BRD- CONFIG-X						FUNC-GEN-CONFIG-BLOCK-X							
DAC-X-DATA				•		DAC->	K-DATA						X			
COMMON-CONFIG	WIN- LATCH-EN	DEV-LOCK	EE-READ- ADDR	EN-INT-REF	VOUT	-PDN-3	IOUT-PDN-3	VOUT	-PDN-2	IOUT-PDN-2	VOUT	-PDN-1	IOUT-PDN-1	VOUT	-PDN-0	IOUT-PDN-0
COMMON- TRIGGER		DEV-U	NLOCK			RE	SET		LDAC	CLR	Х	FAULT- DUMP	PROTECT	READ-ONE- TRIG	NVM-PROG	NVM- RELOAD
COMMON-DAC- TRIG	RST-CMP- FLAG-0	TRIG-MAR- LO-0	TRIG-MAR- HI-0	START- FUNC-0	RST-CMP- FLAG-1	TRIG-MAR- LO-1	TRIG-MAR- HI-1	START- FUNC-1	RST-CMP- FLAG-2	TRIG-MAR- LO-2	TRIG-MAR- HI-2	START- FUNC-2	RST-CMP- FLAG-3	TRIG-MAR- LO-3	TRIG-MAR- HI-3	START- FUNC-3
GENERAL-STATUS	NVM-CRC- FAIL-INT	NVM-CRC- FAIL-USER	Х	DAC- BUSY-3	DAC- BUSY-2	DAC- BUSY-1	DAC- BUSY-0	NVM-BUSY	Y DEVICE-ID					•		
CMP-STATUS				Х				PROTECT- FLAG	WIN-CMP-3 WIN-CMP-2 WIN-CMP-1 WIN-CMP-			WIN-CMP-0	CMP- FLAG-3	CMP- FLAG-2	CMP- FLAG-1	CMP- FLAG-0
GPIO-CONFIG	GF-EN	Х	GPO-EN		GPO-C	ONFIG			GPI-C	H-SEL	'		GPI-C	ONFIG		GPI-EN
DEVICE-MODE- CONFIG	RESE	RVED	DIS-MODE- IN		RESERVED		PROTEC	Γ-CONFIG		RESERVED				Х		•
INTERFACE- CONFIG		Х		TIMEOUT- EN		Х		EN-PMBUS			Х			FAST-SDO- EN	Х	SDO-EN
SRAM-CONFIG				,	Κ							SRAM	1-ADDR			
SRAM-DATA								SRAM	I-DATA							
DAC-X-DATA-8BIT				DAC-X-D	ATA-8BIT				X							
BRDCAST-DATA						BRDCA	ST-DATA		X							
PMBUS-PAGE				PMBUS	S-PAGE				NA							
PMBUS-OP-CMD				PMBUS-OPER	ATION-CMD->	<			NA NA							
PMBUS-CML				X			CML	Х								
PMBUS-VERSION				PMBUS-	VERSON							N	NΑ			

 ⁽¹⁾ The highlighted gray cells indicate the register bits or fields that are stored in the NVM.
 (2) X = Don't care.

54



Table 7-21. Register Names

I ² C OR SPI ADDRESS	PMBUS PAGE ADDRESS	PMBUS REGISTER ADDRESS	REGISTER NAME	SECTION
00h	FFh	D0h	NOP	Section 7.6.1
01h	00h	25h	DAC-0-MARGIN-HIGH	Section 7.6.2
02h	00h	26h	DAC-0-MARGIN-LOW	Section 7.6.3
03h	FFh	D1h	DAC-0-VOUT-CMP-CONFIG	Section 7.6.4
04h	FFh	D2h	DAC-0-IOUT-MISC-CONFIG	Section 7.6.5
05h	FFh	D3h	DAC-0-CMP-MODE-CONFIG	Section 7.6.6
06h	FFh	D4h	DAC-0-FUNC-CONFIG	Section 7.6.7
07h	01h	25h	DAC-1-MARGIN-HIGH	Section 7.6.2
08h	01h	26h	DAC-1-MARGIN-LOW	Section 7.6.3
09h	FFh	D5h	DAC-1-VOUT-CMP-CONFIG	Section 7.6.4
0Ah	FFh	D6h	DAC-1-IOUT-MISC-CONFIG	Section 7.6.5
0Bh	FFh	D7h	DAC-1-CMP-MODE-CONFIG	Section 7.6.6
0Ch	FFh	D8h	DAC-1-FUNC-CONFIG	Section 7.6.7
0Dh	02h	25h	DAC-2-MARGIN-HIGH	Section 7.6.2
0Eh	02h	26h	DAC-2-MARGIN-LOW	Section 7.6.3
0Fh	FFh	D9h	DAC-2-VOUT-CMP-CONFIG	Section 7.6.4
10h	FFh	DAh	DAC-2-IOUT-MISC-CONFIG	Section 7.6.5
11h	FFh	DBh	DAC-2-CMP-MODE-CONFIG	Section 7.6.6
12h	FFh	DCh	DAC-2-FUNC-CONFIG	Section 7.6.7
13h	03h	25h	DAC-3-MARGIN-HIGH	Section 7.6.2
14h	03h	26h	DAC-3-MARGIN-LOW	Section 7.6.3
15h	FFh	DDh	DAC-3-VOUT-CMP-CONFIG	Section 7.6.4
16h	FFh	DEh	DAC-3-IOUT-MISC-CONFIG	Section 7.6.5
17h	FFh	DFh	DAC-3-CMP-MODE-CONFIG	Section 7.6.6
18h	FFh	E0h	DAC-3-FUNC-CONFIG	Section 7.6.7
19h	00h	21h	DAC-0-DATA	Section 7.6.8
1Ah	01h	21h	DAC-1-DATA	Section 7.6.8
1Bh	02h	21h	DAC-2-DATA	Section 7.6.8
1Ch	03h	21h	DAC-3-DATA	Section 7.6.8
1Fh	FFh	E3h	COMMON-CONFIG	Section 7.6.9
20h	FFh	E4h	COMMON-TRIGGER	Section 7.6.10
21h	FFh	E5h	COMMON-DAC-TRIG	Section 7.6.11



Table 7-21. Register Names (continued)

I ² C OR SPI ADDRESS	PMBUS PAGE ADDRESS	PMBUS REGISTER ADDRESS	REGISTER NAME	SECTION
22h	FFh	E6h	GENERAL-STATUS	Section 7.6.12
23h	FFh	E7h	CMP-STATUS	Section 7.6.13
24h	FFh	E8h	GPIO-CONFIG	Section 7.6.14
25h	FFh	E9h	DEVICE-MODE-CONFIG	Section 7.6.15
26h	FFh	EAh	INTERFACE-CONFIG	Section 7.6.16
2Bh	FFh	EFh	SRAM-CONFIG	Section 7.6.17
2Ch	FFh	F0h	SRAM-DATA	Section 7.6.18
40h	NA	NA	DAC-0-DATA-8BIT	Section 7.6.19
41h	NA	NA	DAC-1-DATA-8BIT	Section 7.6.19
42h	NA	NA	DAC-2-DATA-8BIT	Section 7.6.19
43h	NA	NA	DAC-3-DATA-8BIT	Section 7.6.19
50h	FFh	F1h	BRDCAST-DATA	Section 7.6.20
NA	All pages	00h	PMBUS-PAGE	Section 7.6.21
NA	00h	01h	PMBIS-OP-CMD-0	Section 7.6.22
NA	01h	01h	PMBUS-OP-CMD-1	Section 7.6.22
NA	02h	01h	PMBUS-OP-CMD-2	Section 7.6.22
NA	03h	01h	PMBUS-OP-CMD-3	Section 7.6.22
NA	All pages	78h	PMBUS-CML	Section 7.6.23
NA	All pages	98h	PMBUS-VERSION	Section 7.6.24

Table 7-22. Access Type Codes

		<u> </u>
Access Type	Code	Description
Х	Х	Don't care
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value



7.6.1 NOP Register (address = 00h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = D0h

Figure 7-24. NOP Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							NO	OP							
							R-	0h							

Table 7-23. NOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	NOP	R	0000h	No operation

7.6.2 DAC-X-MARGIN-HIGH Register (address = 01h, 07h, 0Dh, 13h) [reset = 0000h]

PMBus page address = 00h, 01h, 02h, 03h, PMBus register address = 25h

Figure 7-25. DAC-X-MARGIN-HIGH Register (X = 0, 1, 2, 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					X-MARG -X-MARG)	<	
	R/W-0h												X-	0h	

Table 7-24. DAC-X-MARGIN-HIGH Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	DAC-X-MARGIN-HIGH[11:0]	R/W	000h	Margin-high code for DAC output
	DAC-X-MARGIN-HIGH[9:0]			Data are in straight-binary format. MSB left-aligned. Use the following bit-alignment:
				DAC63204-Q1: {DAC-X-MARGIN-HIGH[11:0]} DAC53204-Q1: {DAC-X-MARGIN-HIGH[9:0], X, X}
				X = Don't care bits.
3-0	X	Х	0	Don't care

7.6.3 DAC-X-MARGIN-LOW Register (address = 02h, 08h, 0Eh, 14h) [reset = 0000h]

PMBus page address = 00h, 01h, 02h, 03h, PMBus register address = 26h

Figure 7-26. DAC-X-MARGIN-LOW Register (X = 0, 1, 2, 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-X-MARG -X-MARG					>	<				
					R/W					X-	0h				

Table 7-25. DAC-X-MARGIN-LOW Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	DAC-X-MARGIN-LOW[11:0] DAC-X-MARGIN-LOW[9:0]	R/W		Margin-low code for DAC output Data are in straight-binary format. MSB left-aligned. Use the
			l	following bit-alignment:
				DAC63204-Q1: {DAC-X-MARGIN-LOW[11:0]} DAC53204-Q1: {DAC-X-MARGIN-LOW[9:0], X, X}
				X = Don't care bits.
3-0	X	Х	0	Don't care



7.6.4 DAC-X-VOUT-CMP-CONFIG Register (address = 03h, 09h, 0Fh, 15h) [reset = 0000h] PMBus page address = FFh, PMBus register address = D1h, D5h, D9h, DDh

Figure 7-27. DAC-X-VOUT-CMP-CONFIG Register (X = 0, 1, 2, 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Х		VOU	IT-GAIN-	X			Х			CMP- X-OD- EN	CMP- X-OUT- EN	CMP-X- HIZ-IN- DIS	CMP- X-INV- EN	CMP- X-EN
	X-0h		F	R/W-0h				X-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 7-26. DAC-X-VOUT-CMP-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description Descriptions
15-13	X	X	0h	Don't care
12-10	VOUT-GAIN-X	R/W	Oh	000: Gain = 1 ×, external reference on VREF pin 001: Gain = 1 ×, VDD as reference 010: Gain = 1.5 ×, internal reference 011: Gain = 2 ×, internal reference 100: Gain = 3 ×, internal reference 101: Gain = 4 ×, internal reference Others: Invalid
9-5	X	Х	0h	Don't care
4	CMP-X-OD-EN	R/W	0	0: Set OUTx pin as push-pull 1: Set OUTx pin as open-drain in comparator mode (CMP-X-EN = 1 and CMP-X-OUT-EN = 1)
3	CMP-X-OUT-EN	R/W	0	Generate comparator output but consume internally Bring comparator output to the respective OUTx pin
2	CMP-X-HIZ-IN-DIS	R/W	0	0: FBx input has high-impedance. Input voltage range is limited. 1: FBx input is connected to resistor divider and has finite impedance. Input voltage range is same as full-scale.
1	CMP-X-INV-EN	R/W	0	Don't invert the comparator output Invert the comparator output
0	CMP-X-EN	R/W	0	Disable comparator mode Enable comparator mode. Current-output must be in power-down. Voltage-output mode must be enabled.



7.6.5 DAC-X-IOUT-MISC-CONFIG Register (address = 04h, 0Ah, 10h, 16h) [reset = 0000h] PMBus page address = FFh, PMBus register address = D2h, D6h, DAh, DEh

Figure 7-28. DAC-X-IOUT-MISC-CONFIG Register (X = 0, 1, 2, 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X IOUT-RANGE-X					X										
X-0h			R/W	/-0h						X-0h					

Table 7-27. DAC-X-IOUT-MISC-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-13	Х	X	0h	Don't care
12-9	IOUT-RANGE-X	R/W	l	1000: –25 μA to +25 μA 1001: –50 μA to +50 μA 1010: –125 μA to +125 μA 1011: –250 μA to +250 μA Others: Invalid
8-0	X	Х	000h	Don't care

7.6.6 DAC-X-CMP-MODE-CONFIG Register (address = 05h, 0Bh, 11h, 17h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = D3h, D7h, DBh, DFh

Figure 7-29. DAC-X-CMP-MODE-CONFIG Register (X = 0, 1, 2, 3)




Table 7-28. DAC-X-CMP-MODE-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	X	Х	00h	Don't care
11-10	CMP-X-MODE	R/W		00: No hysteresis or window function 01: Hysteresis provided using DAC-X-MARGIN-HIGH and DAC-X-MARGIN-LOW registers 10: Window comparator mode with DAC-X-MARGIN-HIGH and DAC-X-MARGIN-LOW registers setting window bounds 11: Invalid
9-0	X	Х	000h	Don't care



7.6.7 DAC-X-FUNC-CONFIG Register (address = 06h, 0Ch, 12h, 18h) [reset = 0000h] PMBus page address = FFh, PMBus register address = D4h, D8h, DCh, E0h

Figure 7-30. DAC-X-FUNC-CONFIG Register (X = 0, 1, 2, 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLR-SEL-X	SYNC- CONFIG-X	BRD- CONFIG-X					FUI	VC-GEN	N-CONF	IG-BLC	CK				
R/W-0h	R/W-0h	R/W-0h						F	R/W-000	h					

Table 7-29. DAC-X-FUNC-CONFIG Register Field Descriptions

				i						
Bit	Field	Туре	Reset	Description						
15	CLR-SEL-X	R/W	0	0: Clear DAC-X to zero-scale 1: Clear DAC-X to mid-scale						
14	SYNC-CONFIG-X	R/W	0	0: DAC-X output updates immediately after a write command 1: DAC-X output updates with LDAC pin falling-edge or when the LDAC bit in the COMMON-TRIGGER register is set to 1						
13	BRD-CONFIG-X	R/W	0	Don't update DAC-X with broadcast command Update DAC-X with broadcast command						

Table 7-30. Linear-Slew Mode: FUNC-GEN-CONFIG-BLOCK Field Descriptions

Bit	Field	Туре	Reset	Description						
12-11	PHASE-SEL-X	R/W	0	00: 0° 01: 120° 10: 240° 11: 90°						
10-8	FUNC-CONFIG-X	R/W	0	000: Triangular wave 001: Sawtooth wave 010: Inverse sawtooth wave 100: Sine wave 111: Disable function generation Others: Invalid						
7	LOG-SLEW-EN-X	R/W	0	0: Enable linear slew						
6-4	CODE-STEP-X	R/W	0	CODE-STEP for linear slew mode: 000: 1-LSB 001: 2-LSB 010: 3-LSB 011: 4-LSB 100: 6-LSB 101: 8-LSB 110: 16-LSB 111: 32-LSB						
3-0	SLEW-RATE-X	R/W	0	SLEW-RATE for linear slew mode: 0000: No slew for margin-high and margin-low. Invalid for waveform generation. 0001: 4 µs/step 0010: 8 µs/step 0011: 12 µs/step 0100: 18 µs/step 0101: 27.04 µs/step 0101: 40.48 µs/step 0111: 60.72 µs/step 1000: 91.12 µs/step 1000: 91.12 µs/step 1001: 36.72 µs/step 1001: 136.72 µs/step 1010: 239.2 µs/step 1011: 418.64 µs/step 1101: 1282 µs/step 1101: 1282 µs/step 1111: 5127.92 µs/step						



Table 7-31. Logarithmic-Slew Mode: FUNC-GEN-CONFIG-BLOCK Field Descriptions

12-11	Bit	Field	Туре	Reset	Description Description
001: Sawtooth wave	12-11	PHASE-SEL-X	R/W	0	01: 120° 10: 240°
In logarithmic slew mode, the DAC output moves from the DAC-X-MARGIN-LOW code to the DAC-X-MARGIN-HIGH code, or vice versa, in 3.125% steps. When slewing in the positive direction, the next step is (1 + 0.03125) times the current step. When slewing in the negative direction, the next step is (1 - 0.03125) times the current step. When DAC-X-MARGIN-LOW is 0, the slew starts from code 1. The time interpt of reach step is defined by RISE-SLEW-X and FALL-SLEW-X. R/W 0 SLEW-RATE for logarithmic slew mode (DAC-X-MARGIN-LOW to DAC-X-MARGIN-HIGH): 000: 4 µs/step 001: 12 µs/step 100: 136.72 µs/step 100: 136.72 µs/step 101: 418.64 µs/step 110: 1282 µs/step 111: 5127.92 µs/step 111: 50.72 µs/step 111: 5127.94 µs/step 111: 50.72 µs/step 111: 5127.92 µs/step 111: 5127.92 µs/step 111: 5127.92 µs/step	10 - 8	FUNC-CONFIG-X	R/W	0	001: Sawtooth wave 010: Inverse sawtooth wave 100: Sine wave 111: Disable function generation
DAC-X-MARGIN-HĪGH): 000: 4 μs/step 001: 12 μs/step 010: 27.04 μs/step 011: 60.72 μs/step 100: 136.72 μs/step 101: 418.64 μs/step 110: 1282 μs/step 111: 5127.92 μs/step 110: 148.64 μs/step 111: 5127.92 μs/step 111: 5127.92 μs/step	7	LOG-SLEW-EN-X	R/W	0	In logarithmic slew mode, the DAC output moves from the DAC-X-MARGIN-LOW code to the DAC-X-MARGIN-HIGH code, or vice versa, in 3.125% steps. When slewing in the positive direction, the next step is (1 + 0.03125) times the current step. When slewing in the negative direction, the next step is (1 – 0.03125) times the current step. When DAC-X-MARGIN-LOW is 0, the slew starts from code 1. The time interval for each step is defined by RISE-SLEW-X and
to DAC-X-MARGIN-LOW): 000: 4 µs/step 001: 12 µs/step 010: 27.04 µs/step 011: 60.72 µs/step 100: 136.72 µs/step 101: 418.64 µs/step 110: 1282 µs/step 111: 5127.92 µs/step	6-4	RISE-SLEW-X	R/W	0	DAC-X-MARGIN-HIGH): 000: 4 µs/step 001: 12 µs/step 010: 27.04 µs/step 011: 60.72 µs/step 100: 136.72 µs/step 101: 418.64 µs/step 110: 1282 µs/step
0 X X Don't care	3-1	FALL-SLEW-X	R/W	0	to DAC-X-MARGIN-LOW): 000: 4 µs/step 001: 12 µs/step 010: 27.04 µs/step 011: 60.72 µs/step 100: 136.72 µs/step 101: 418.64 µs/step 110: 1282 µs/step
	0	X	X	0	Don't care



7.6.8 DAC-X-DATA Register (address = 19h, 1Ah, 1Bh, 1Ch) [reset = 0000h]

PMBus page address = 00h, 01h, 02h, 03h, PMBus register address = 21h

Figure 7-31. DAC-X-DATA Register (X = 0, 1, 2, 3)

15	15 14 13 12 11 10 9 8 7 6 5 4												2	1	0
DAC-X-DATA[11:0] DAC-X-DATA[9:0])	X	
R/W-0h													X-	0h	

Table 7-32. DAC-X-DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	DAC-X-DATA[11:0] DAC-X-DATA[9:0]	R/W	000h	Data for DAC output Data are in straight-binary format. MSB left-aligned. MSB left- aligned. Use the following bit-alignment: DAC63204-Q1: {DAC-X-DATA[11:0]} DAC53204-Q1: {DAC-X-DATA[9:0], X, X} X = Don't care bits.
3-0	Х	Х	0h	Don't care

7.6.9 COMMON-CONFIG Register (address = 1Fh) [reset = 0FFFh]

PMBus page address = FFh, PMBus register address = E3h

Figure 7-32. COMMON-CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WIN- LATCH- EN	DEV- LOCK	EE-READ- ADDR	EN-INT- REF	VOUT-I	PDN-3	IOUT- PDN-3	VOUT-	PDN-2	IOUT- PDN-2	VOUT-	PDN-1	IOUT- PDN-1	VOUT-	PDN-0	IOUT- PDN-0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-	-11b	R/W-1b	R/W	-11b	R/W-1b	R/W	-11b	R/W-1b	R/W	-11b	R/W-1b

Table 7-33. COMMON-CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	WIN-LATCH-EN	R/W	0	Non-latching window-comparator output Latching window-comparator output
14	DEV-LOCK	R/W	0	0: Device not locked. 1: Device locked, the device locks all the registers. To set this bit back to 0 (unlock device), write to the unlock code to the DEV-UNLOCK field in the COMMON-TRIGGER register first, followed by a write to the DEV-LOCK bit as 0.
13	EE-READ-ADDR	R/W	0	0: Fault-dump read enable at address 0x00 1: Fault-dump read enable at address 0x01
12	EN-INT-REF	R/W	0	Disable internal reference. Enable internal reference. This bit must be set before using internal reference gain settings.
11-10, 8-7, 5-4, 2-1	1-10, 8-7, VOUT-PDN-X 5-4, 2-1		11	00: Power-up VOUT-X 01: Power-down VOUT-X with 10 KΩ to AGND 10: Power-down VOUT-X with 100 KΩ to AGND 11: Power-down VOUT-X with Hi-Z to AGND
9, 6, 3, 0	IOUT-PDN-X	R/W	1	0: Power-up IOUT-X 1: Power-down IOUT-X



7.6.10 COMMON-TRIGGER Register (address = 20h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = E4h

Figure 7-33. COMMON-TRIGGER Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEV-UNLOCK					RES	SET		LDAC	CLR	Х	FAULT- DUMP	PROTECT	READ- ONE- TRIG	NVM- PROG	NVM- RELOAD	
	R/W-0h					R/W	/-0h		R/W-0h	R/W-0h	X-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 7-34. COMMON-TRIGGER Register Field Descriptions

Bit	Field	Type	Reset	Description
15-12	DEV-UNLOCK	R/W	0000	0101: Device unlocking password. To unlock device, write this unlock password first, followed by a write 0 to the DEV-LOCK bit in the COMMON-CONFIG register. Others: Don't care
11 - 8	RESET	W	0000	1010: POR reset triggered. This bit self-resets. Others: Don't care
7	LDAC	R/W	0	0: LDAC operation not triggered 1: LDAC operation triggered if the respective SYNC-CONFIG-X bit in the DAC-X-FUNC-CONFIG register is 1. This bit self-resets.
6	CLR	R/W	0	0: DAC registers and outputs unaffected 1: DAC registers and outputs set to zero-code or mid-code based on the respective CLR-SEL-X bit in the DAC-X-FUNC-CONFIG register. This bit self-resets.
5	X	Х	0	Don't care
4	FAULT-DUMP	R/W	0	Fault-dump is not triggered Triggers fault-dump sequence. This bit self-resets.
3	PROTECT	R/W	0	PROTECT function not triggered Trigger PROTECT function. This bit is self-resetting.
2	READ-ONE-TRIG	R/W	0	Fault-dump read not triggered Read one row of NVM for fault-dump. This bit self-resets.
1	NVM-PROG	R/W	0	O: NVM write not triggered 1: NVM write triggered. This bit self-resets.
0	NVM-RELOAD	R/W	0	0: NVM reload not triggered 1: Reload data from NVM to register map. This bit self-resets.

Submit Document Feedback



7.6.11 COMMON-DAC-TRIG Register (address = 21h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = E5h

Figure 7-34. COMMON-DAC-TRIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET- CMP- FLAG-0	TRIG- MAR- LO-0	TRIG- MAR- HI-0	START- FUNC-0	RESET- CMP- FLAG-1	TRIG- MAR- LO-1	TRIG- MAR- HI-1	START- FUNC-1	RESET- CMP- FLAG-2	TRIG- MAR- LO-2	TRIG- MAR- HI-2	START- FUNC-2	RESET- CMP- FLAG-2	TRIG- MAR- LO-3	TRIG- MAR- HI-3	START- FUNC-3
W-0h	W-0h	W-0h	R/W-0h												

Table 7-35. COMMON-DAC-TRIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15, 11, 7, 3	RESET-CMP-FLAG-X	W	0	Catching-comparator output unaffected Reset latching-comparator and window-comparator output. This bit self-resets.
14, 10, 6, 2	TRIG-MAR-LO-X	W	0	0: Don't care 1: Trigger margin-low command. This bit self-resets.
13, 9, 5, 1	TRIG-MAR-HI-X	W	0	0: Don't care 1: Trigger margin-high command. This bit self-resets.
12, 8, 4, 0	START-FUNC-X	R/W	0	Stop function generation Start function generation as per FUNC-GEN-CONFIG-X in the DAC-X-FUNC-CONFIG register.



7.6.12 GENERAL-STATUS Register (address = 22h) [reset = 00h, DEVICE-ID, VERSION-ID] PMBus page address = FFh, PMBus register address = E6h

Figure 7-35. GENERAL-STATUS Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NVM- CRC- FAIL-INT	NVM- CRC- FAIL- USER	Х	DAC-3- BUSY	DAC-2- BUSY	DAC-1- BUSY	DAC-0- BUSY	NVM- BUSY			DEVI	CE-ID			VERSI	ON-ID
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h			F	₹			R-	0h

Table 7-36. GENERAL-STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	NVM-CRC-FAIL-INT	R	0	O: No CRC error in OTP. 1: Indicates a failure in OTP loading. A software reset or power-cycle can bring the device out of this condition in case of temporary failure.
14	NVM-CRC-FAIL-USER	R	0	O: No CRC error in NVM loading. 1: Indicates a failure in NVM loading. The register settings are corrupted. The device allows all operations during this error condition. Reprogram the NVM to get original state. A software reset brings the device out of this error condition.
13	X	R	0	Don't care.
12	DAC-3-BUSY	R	0	0: DAC-3 channel can accept commands. 1: DAC-3 channel doesn't accept commands.
11	DAC-2-BUSY	R	0	0: DAC-2 channel can accept commands. 1: DAC-2 channel doesn't accept commands.
10	DAC-1-BUSY	R	0	DAC-1 channel can accept commands. DAC-1 channel doesn't accept commands.
9	DAC-0-BUSY	R	0	DAC-0 channel can accept commands. DAC-0 channel doesn't accept commands.
8	NVM-BUSY	R	0	O: NVM is available for read and write. 1: NVM is not available for read or write.
7-2	DEVICE-ID	R	DAC63204-Q1: 13h DAC53204-Q1: 14h	
1-0	VERSION-ID	R	00	Version identifier.

Submit Document Feedback



7.6.13 CMP-STATUS Register (address = 23h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = E7h

Figure 7-36. CMP-STATUS Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Х				PROTECT- FLAG	1	WIN-	WIN-	WIN- CMP-0	-	CMP-	_	CMP-
							12.0		0 2	0	O.V.II O	3	2	1	0
			X-0h				R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

Table 7-37. CMP-STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-9	X	X	0	Don't care
8	PROTECT-FLAG	R	0	PROTECT operation not triggered. PROTECT function is completed or in progress. This bit resets to 0 when read.
7, 6, 5, 4	WIN-CMP-X	R	0	Window comparator output from respective channels. The output is latched or unlatched based on the WINDOW-LATCH-EN setting in the COMMON-CONFIG register.
3, 2, 1, 0	CMP-FLAG-X	R	0	Synchronized comparator output from respective channels.

7.6.14 GPIO-CONFIG Register (address = 24h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = E8h

Figure 7-37. GPIO-CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GF-EN	Х	GPO-EN		GPO-CONFIG			GPI-CH-SEL					GPI-C	ONFIG		GPI-EN
R/W-0h	X-0h	R/W-0h		R/W-0h			R/W-0h				R/W-0h				R/W-0h

Table 7-38. GPIO-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	GF-EN	R/W	0	O: Glitch filter disabled for GP input. This setting provides faster response. 1: Glitch filter enabled for GPI. This setting introduces additional propagation delay but provides robustness.
14	X	Х	0	Don't care.
13	GPO-EN	R/W	0	Disable output mode for GPIO pin. Enable output mode for GPIO pin.
12 - 9	GPO-CONFIG	R/W	0000	STATUS function setting. The GPIO pin is mapped to the following register bits as output: 0001: NVM-BUSY 0100: DAC-0-BUSY 0101: DAC-1-BUSY 0110: DAC-2-BUSY 0111: DAC-3-BUSY 1000: WIN-CMP-0 1001: WIN-CMP-1 1010: WIN-CMP-2 1011:WIN-CMP-3 Others: NA



Table 7-38. GPIO-CONFIG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Descriptions (continued)
8 - 5	GPI-CH-SEL	R/W	0000	Each bit corresponds to a DAC channel. 0b is disabled and 1b is enabled. GPI-CH-SEL[0]: Channel 0 GPI-CH-SEL[1]: Channel 1 GPI-CH-SEL[2]: Channel 2 GPI-CH-SEL[3]: Channel 3
				Example: when GPI-CH-SEL is 0101, both channel-0 and channel-2 are enabled and both channel-1 and channel-3 are disabled.
4 - 1	GPI-CONFIG	R/W	0000	GPIO pin input configuration. Global settings act on the entire device. Channel-specific settings depend on the channel selection by the GPI-CH-SEL bits:
				0010: FAULT-DUMP (global). GPIO falling edge triggers fault dump, GPIO = 1 has no effect.
				0011: IOUT power up-down (channel-specific). GPIO falling edge triggers power down, GPIO rising edge triggers power up.
				0100: VOUT power up-down (channel-specific). The output load is as per the VOUT-PDN-X setting. GPIO falling edge triggers ECT input (global). GPIO falling edge asserts PROTECT function, GPIO = 1 has no effect.
				0111: CLR input (global). GPIO = 0 asserts CLR function, GPIO = 1 has no effect.
				1000: LDAC input (channel-specific). GPIO falling edge asserts LDAC function, GPIO = 1 has no effect. Both the SYNC-CONFIGX and the GPI-CH-SEL must be configured for every channel.
				1001: Start and stop function generation (channel-specific). GPIO falling edge stops function generation. GPIO rising edge starts function generation.
				1010: Trigger margin high-low (channel-specific). GPIO falling edge triggers margin low. GPIO rising edge triggers margin high.
				1011: RESET input (global). The falling edge of the GPIO pin asserts the RESET function. The RESET input must be a pulse. The GPIO rising edge brings the device out of reset. The RESET configuration must be programmed into the NVM. Otherwise the setting is cleared after the device reset.
				1100: NVM write protection (global). GPIO falling edge allows NVM programming. GPIO rising edge blocks NVM programming.
				1101: Register-map lock (global). GPIO falling edge allows update to the register map. GPIO rising edge blocks any register map update except a write to the DEV-UNLOCK field through I ² C or SPI and to the RESET field through I ² C.
				Others: Invalid
0	GPI-EN	R/W	0	0: Disable input mode for GPIO pin. 1: Enable input mode for GPIO pin.



7.6.15 DEVICE-MODE-CONFIG Register (address = 25h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = E9h

Figure 7-38. DEVICE-MODE-CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESE	RVED	DIS- MODE-IN	RE	SERVED)		TECT- NFIG	R	RESERVED			X				
R/W	'-0h	R/W-0h	ı	R/W-0h		R/W	/-0h		R/W-0h				X-0h			

Table 7-39. DEVICE-MODE-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-14	RESERVED	R/W	00	Always write 0b00
13	DIS-MODE-IN	R/W	0	Write 1 to this bit for low-power consumption.
12-10	RESERVED	R/W	0	Always write 0b000
9-8	PROTECT-CONFIG	R/W	00	00: Switch to Hi-Z power-down (no slew) 01: Switch to DAC code stored in NVM (no slew) and then switch to Hi-Z power-down 10: Slew to margin-low code and then switch to Hi-Z power-down 11: Slew to margin-high code and then switch to Hi-Z power-down
7-5	RESERVED	R/W	0	Always write 0b000
4-0	Х	R/W	00h	Don't care

7.6.16 INTERFACE-CONFIG Register (address = 26h) [reset = 0000h]

Figure 7-39. INTERFACE-CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Х		TIMEOUT- EN		Х		EN-PMBUS			Х			FSDO- EN	Х	SDO- EN
	X-0h		R/W-0h		X-0h		R/W-0h			X-0h			R/W-0h	X-0h	R/W-0h

Table 7-40. INTERFACE-CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	X	Х	0h	Don't care
12	TIMEOUT-EN	R/W	0	0: I ² C timeout disabled 1: I ² C timeout enabled
11-9	X	Х	0h	Don't care
8	EN-PMBUS	R/W	0	0: PMBus disabled 1: Enable PMBus
7-3	X	Х	00h	Don't care
2	FSDO-EN	R/W	0	0: Fast SDO (FSDO) disabled 1: Fast SDO enabled
1	X	Х	0	Don't care
0	SDO-EN	R/W	0	0: SDO disabled 1: SDO enabled on GPIO pin



7.6.17 SRAM-CONFIG Register (address = 2Bh) [reset = 0000h]

PMBus page address = FFh, PMBus register address = EFh

Figure 7-40. SRAM-CONFIG Register




Table 7-41. SRAM-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	X	X	00h	Don't care
7-0	SRAM-ADDR	R/W		8-bit SRAM address. Writing to this register field configures the SRAM address to be accessed next. This address automatically increments after a write to the SRAM.

7.6.18 SRAM-DATA Register (address = 2Ch) [reset = 0000h]

PMBus page address = FFh, PMBus register address = F0h

Figure 7-41. SRAM-DATA Register




Table 7-42. SRAM-DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	SRAM-DATA	R/W		16-bit SRAM data. Data are written to or read from the address configured in the SRAM-CONFIG register.



7.6.19 DAC-X-DATA-8BIT Register (address = 40h, 41h, 42h, 43h) [reset = 0000h]

PMBus page address = Not applicable, PMBus register address = Not applicable

Figure 7-42. DAC-X-DATA-8BIT Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DAC-	X-DATA-8	BIT[7:0]						Х					
					>	K-0h									

Table 7-43. DAC-X-DATA-8BIT Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	DAC-X-DATA-8BIT[7:0]	R/W		8-bit data for current output. This register provides faster update rate in the I ² C mode. Data are in straight-binary format
7-0	X	X	00h	Not applicable

7.6.20 BRDCAST-DATA Register (address = 50h) [reset = 0000h]

PMBus page address = FFh, PMBus register address = F1h

Figure 7-43. BRDCAST-DATA Register




Table 7-44. BRDCAST-DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	BRDCAST-DATA[11:0] BRDCAST-DATA[9:0]	R/W		Broadcast code for all DAC channels Data are in straight-binary format. MSB left-aligned. Use the following bit-alignment: DAC63204-Q1: {BRDCAST-DATA[11:0]} DAC53204-Q1: {BRDCAST-DATA[9:0], X, X} X = Don't care bits. The BRD-CONFIG-X bit in the DAC-X-FUNC-CONFIG register must be enabled for the respective channels.
3-0	Х	Х	0h	Don't care.

7.6.21 PMBUS-PAGE Register [reset = 0300h]

PMBus page address = X, PMBus register address = 00h

Figure 7-44. PMBUS-PAGE Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMBUS-PAGE												>	Κ			
R/W-03h												X-0	00h			

Table 7-45. PMBUS-PAGE Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	PMBUS-PAGE	R/W		8-bit PMBus page address as specified in the <i>Register Names</i> table in the <i>Register Map</i> section.
7-0	X	Х	00h	Not applicable



7.6.22 PMBUS-OP-CMD-X Register [reset = 0000h]

PMBus page address = 00h, 01h, 02h, 03h, PMBus register address = 01h

Figure 7-45. PMBUS-OP-CMD-X Register (X = 0, 1, 2, 3)

					_					_	•		,			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PMBU	S-OPER	ATION-0	CMD-X		X								
R/W-00h												X-0)0h			

Table 7-46. PMBUS-OP-CMD-X Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	PMBUS-OPERATION-CMD-X	R/W		PMBus operation commands: 00h: Turn off 80h: Turn on A4h: Margin high, DAC output margins high to DAC-X-MARGIN- HIGH code 94h: Margin low, DAC output margins low to DAC-X-MARGIN- LOW code
7-0	X	X	00h	Not applicable

7.6.23 PMBUS-CML Register [reset = 0000h]

PMBus page address = X, PMBus register address = 78h

Figure 7-46. PMBUS-CML Register

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	X							Χ	N/A							
	X-00h						R/W-0h	X-0h				X-0	0h			

Table 7-47. PMBUS-CML Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-10	Х	Х	00h	Don't care
9	CML	R/W	0	O: No communication fault 1: PMBus communication fault for write with incorrect number of clocks, read before write command, invalid command address, and invalid or unsupported data value; reset this bit by writing 1.
8	X	Х	0h	Don't care
7-0	X	Х	00h	Not applicable

7.6.24 PMBUS-VERSION Register [reset = 2200h]

PMBus page address = X, PMBus register address = 98h

Figure 7-47. PMBUS-VERSION Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PMBUS-VERSION						X								
	R-22h						X-00h								

Table 7-48. PMBUS-VERSION Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15-8	PMBUS-VERSION	R	22h	PMBus version		
7-0	X	Х	00h	Not applicable		

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The DACx3204-Q1 are quad-channel buffered, force-sense output, voltage-output and current-output smart DACs that include an NVM and internal reference, and available in a tiny 3-mm × 3-mm package. In voltage-output mode, short the OUTx and FBx pins for each channel. In current-output mode, leave the FBx pins unconnected. The FBx pins function as inputs in comparator mode. The external reference must not exceed VDD, either during transient or steady-state conditions. For the best Hi-Z output performance, use a pullup resistor on the VREF pin to VDD. In case the VDD remains floating during the off condition, place a 100-kΩ resistor to AGND for proper detection of the VDD off condition. All the digital outputs are open drain; use external pullup resistors on these pins. The interface protocol is detected at power-on, and the device locks to the protocol as long as VDD is on. In I²C mode, when allocating the I²C addresses in the system, consider the broadcast address as well. I²C timeout can be enabled for robustness. SPI mode is 3-wire by default. Configure the GPIO pin as SDO in the NVM for SPI readback capability. The SPI clock speed in readback mode is slower than that in write mode. Power-down mode sets the DAC outputs in Hi-Z by default. Change the configuration appropriately for different power-down settings. The DAC channels can also power-up with a programmed DAC code in the NVM.

8.2 Typical Application

The gain and sensitivity of an avalanche photodiode (APD) changes with temperature, so the bias voltage must be variable to achieve a constant sensitivity. The DACx3204-Q1 can be used to control a DC/DC converter to provide the variable bias voltage. The DACx3204-Q1 outputs are Hi-Z when the device is powered off, and the outputs are in Hi-Z power-down mode by default when the device is powered on. This configuration means the APD bias voltage is set to the nominal value of the DC/DC converter until the DACx3204-Q1 output is powered on. Figure 8-1 shows the APD control circuit. Typical applications of APD biasing are LIDAR and fiber optic communication systems.




Figure 8-1. APD Biasing



8.2.1 Design Requirements

Table 8-1. Design Parameters

PARAMETER	VALUE			
Nominal bias output	45 V			
Reference voltage of DC/DC converter	1.2 V			
Margin	±10% (40.5 V to 49.5 V)			
DAC output range	0 V to 1.8 V			
Nominal current through R ₁ and R ₂	100 μΑ			

8.2.2 Detailed Design Procedure

The DACx3204-Q1 feature a Hi-Z power-down mode that is set at power-up by default, unless the device is programmed otherwise using the NVM. When the DAC output is at Hi-Z, the current through R_3 is zero and the DC/DC converter is set at the nominal output voltage of 45 V. To have the same nominal condition when the DAC powers up, bring up the device at the same output voltage (1.2 V) as the DC/DC converter feedback pin (FB). This configuration makes sure there is no current through R_3 even at power up. Calculate R_1 as $(V_{OUT} - V_{FB}) / 100 \ \mu A = 438 \ k\Omega$.

To achieve $\pm 10\%$ margin-high and margin-low conditions, the DAC must sink or source additional current through R₁. Calculate the current from the DAC (I_{MARGIN}) using Equation 9:

$$I_{MARGIN} = \left(\frac{V_{OUT} \times (1 \pm MARGIN) - V_{FB}}{R_1}\right) - I_{NOMINAL}$$
(9)

With a nominal V_{OUT} of 45 V, margin of ±10%, V_{FB} of 1.2 V, $I_{NOMINAL}$ of 100 μ A, and R_1 of 438 $k\Omega$, Equation 9 becomes Equation 10:

$$I_{MARGIN} = \left(\frac{45 \text{ V} \times (1 \pm 0.1) - 1.2 \text{ V}}{438 \text{ k}\Omega}\right) - 100 \text{ }\mu\text{A} = \pm 10.27 \text{ }\mu\text{A}$$
 (10)

To calculate the value of R_3 , first decide the DAC output range, and make sure to avoid the codes near zero-scale and full-scale for safe operation in the linear region. If 686 mV is chosen as the minimum output, the value for R_3 is calculated by Equation 11:

$$R_3 = \frac{|V_{DAC} - V_{FB}|}{I_{MARGIN}} = \frac{|686 \text{ mV} - 1.2 \text{ V}|}{10.27 \,\mu\text{A}} = 50 \text{ k}\Omega$$
 (11)

Using the value of R₃ the maximum DAC output is calculated to be 1.71 V.

When the DACx3204-Q1 are set in the current-output mode, series resistor R_3 is not required. Set the DAC output at the current-output range of –25 μ A to +25 μ A, and set the DAC code appropriately to achieve a margin current of ±10.7 μ A.

The DACx3204-Q1 have a slew-rate feature that is used to toggle between margin high, margin low, and nominal outputs with a defined slew rate. See Section 7.4.5.1.2 for the slew-rate setting details. This application example uses a SLEW_RATE of 4 μ V/s and a CODE_STEP of 8 LSB to achieve a 1.17-ms slew time.

Note


The DAC-X-MARGIN-HIGH register value in DACx3204-Q1 results in the margin-low value at the power supply output. Similarly, the DAC-X-MARGIN-LOW register value in DACx3204-Q1 results in the margin-high value at the power-supply output.



The pseudocode for this application example is as follows:

```
//SYNTAX: WRITE <REGISTER NAME (Hex code)>, <MSB DATA>, <LSB DATA> //Write DAC code for nominal output (repeat for all DAC channels)
//For a 1.8-V output range, the 12-bit hex code for 1.2 V is 0xAAB. With 16-bit left alignment,
this becomes 0xAAB0
WRITE DAC DATA(0x19), 0xAA, 0xB0
//Set gain setting to 1.5x internal reference (1.8 V) (repeat for all channels)
WRITE DAC-0-VOUT-CMP-CONFIG(0x3), 0x08, 0x00
//Power-up voltage output on all channels and enable the internal reference
WRITE COMMON-CONFIG(0x1F), 0x12, 0x49
//Configure GPI for Margin-High, Low trigger for all channels
WRITE GPIO-CONFIG(0x24), 0x01, 0xF5
//Set slew rate and code step (repeat for all channels)
//CODE STEP: 8 LSB, SLEW RATE: 4 µs/step
WRITE \overline{D}AC-0-FUNC-CONFIG(\overline{0}x06), 0x00, 0x51
//Write DAC margin high code (repeat for all channels)
//For a 1.8-V output range, the 12-bit hex code for 1.71 V is 0xF3C. With 16-bit left alignment,
this becomes 0xF3C0
WRITE DAC-0-MARGIN-HIGH(0x01), 0xF3, 0xC0
//Write DAC margin low code (repeat for all channels)
//For a 1.8-V output range, the 12-bit hex code for 686 mV is 0x61A. With 16-bit left alignment,
this
becomes 0x61A0
WRITE DAC-0-MARGIN-LOW(0x02), 0x61, 0xA0
//Save settings to NVM
WRITE COMMON-TRIGGER (0x20), 0x00, 0x02
```

8.2.3 Application Curves



8.3 Power Supply Recommendations

The DACx3204-Q1 does not require specific power-supply sequencing. These devices require a single power supply, V_{DD} . However, make sure the external voltage reference is applied after VDD. Use a 0.1- μ F decoupling capacitor for the V_{DD} pin. Use a bypass capacitor with a value approximately 1.5 μ F for the CAP pin.

8.4 Layout

8.4.1 Layout Guidelines

The DACx3204-Q1 pin configuration separates the analog, digital, and power pins for an optimized layout. For signal integrity, separate the digital and analog traces, and place decoupling capacitors close to the device pins.

8.4.2 Layout Example




Figure 8-4. Layout Example

Note: The ground and power planes have been omitted for clarity. Connect the thermal pad to ground.

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

Note

TI is transitioning to use more inclusive terminology. Some language can be different than what is expected for certain technology areas.

9.1.1 Related Documentation

The following EVM user's guide is available: DACx3204 Evaluation Module user's guide

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

PMBus[™] is a trademark of SMIF, Inc..

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DAC53204RTERQ1	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	53204Q
DAC53204RTERQ1.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	53204Q
DAC63204RTERQ1	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	63204Q
DAC63204RTERQ1.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	63204Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DAC53204-Q1, DAC63204-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

• Catalog : DAC53204, DAC63204

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC53204RTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DAC63204RTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jul-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC53204RTERQ1	WQFN	RTE	16	3000	367.0	367.0	35.0
DAC63204RTERQ1	WQFN	RTE	16	3000	367.0	367.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025