











DAC101C081, DAC101C081Q, DAC101C085

SNVS801B - APRIL 2012 - REVISED JANUARY 2016

DAC101C08xx 10-Bit Micro Power Digital-to-Analog Converter With an I²C-Compatible Interface

1 Features

- Ensured Monotonicity to 10-bits
- Low Power Operation: 156-µA maximum at 3.3 V
- Extended Power Supply Range (2.7 V to 5.5 V)
- I²C-Compatible 2-Wire Interface Which Supports Standard (100-kHz), Fast (400-kHz), and High-Speed (3.4-MHz) Modes
- Rail-to-Rail Voltage Output
- Very Small Package
- DAC101C081Q is AEC Q100 Grade 1 Qualified and Manufactured on Automotive Grade Flow
- · Resolution: 10 Bits
- INL: ±2 LSB (Maximum)
- DNL: +0.3/-0.2 LSB (Maximum)
- Setting Time: 6-µs (Maximum)
- Zero Code Error: +10-mV (Maximum)
- Full-Scale Error: -0.7 %FS (Maximum)
- Supply Power (Normal): 380-μW (3-V) / 730-μW (5-V) Typical
- Supply Power (Power Down): 0.5-μW (3-V) / 0.9-μW (5-V) Typical

2 Applications

- Industrial Process Control
- Portable Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage and Current Sources
- Test Equipment
- Automotive

3 Description

The DAC101C081 device is a 10-bit, single channel, voltage-output digital-to-analog converter (DAC) that operates from a 2.7 V to 5.5 V supply. The output amplifier allows rail-to-rail output swing and has an 6- μ sec settling time. The DAC101C081 uses the supply voltage as the reference to provide the widest dynamic output range and typically consumes 132 μ A while operating at 5.0 V. It is available in 6-lead SOT and WSON packages and provides three address options (pin selectable).

As an alternative, the DAC101C085 provides nine I^2C^{TM} addressing options and uses an external reference. It has the same performance and settling time as the DAC101C081 and is available in an 8-lead VSSOP.

The DAC101C081 and DAC101C085 use a 2-wire, I^2C -compatible serial interface that operates in all three speed modes, including high speed mode (3.4 MHz). An external address selection pin allows up to three DAC101C081 or nine DAC101C085 devices per 2-wire bus. Pin compatible alternatives to the DAC101C081 are available that provide additional address options.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC101C081	WSON (6)	2.20 mm × 2.50 mm
DACTOTOOOT	SOT (6)	1.60 mm × 2.90 mm
DAC101C085	VSSOP (8)	3.00 mm × 3.00 mm
DAC101C081Q	WSON (6)	2.20 mm × 2.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram






Table of Contents

1	Features 1	9.4 Device Functional Modes	16
2	Applications 1	9.5 Programming	17
3	Description 1	9.6 Registers	20
4	Revision History2	10 Application and Implementation	<mark>2</mark> 1
5	Description (continued)3	10.1 Application Information	<mark>2</mark> 1
6	Device Comparison Table	10.2 Typical Application	23
7	•	11 Power Supply Recommendations	25
-	Pin Configuration and Functions4	11.1 Using References as Power Supplies	25
8	Specifications 5	12 Layout	28
	8.1 Absolute Maximum Ratings	12.1 Layout Guidelines	28
	8.2 ESD Ratings	12.2 Layout Example	
	8.3 Recommended Operating Conditions	13 Device and Documentation Support	29
		13.1 Device Support	
	8.5 Electrical Characteristics 6	13.2 Related Links	
	8.6 AC and Timing Characteristics	13.3 Community Resources	30
^	3,7	13.4 Trademarks	30
9	Detailed Description	13.5 Electrostatic Discharge Caution	30
	9.1 Overview	13.6 Glossary	
	9.2 Functional Block Diagram	14 Mechanical, Packaging, and Orderable	
	9.3 Feature Description	Information	30

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2013) to Revision B

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Added addresses that the DAC responds to on the I2C bus.

Changes from Original (March 2013) to Revision A

Page



5 Description (continued)

The DAC101C081 and DAC101C085 each have a 16-bit register that controls the mode of operation, the power-down condition, and the output voltage. A power-on reset circuit ensures that the DAC output powers up to zero volts. A power-down feature reduces power consumption to less than a microWatt. Their low power consumption and small packages make these DACs an excellent choice for use in battery operated equipment. Each DAC operates over the extended industrial temperature range of -40°C to +125°C.

The DAC101C081 and DAC101C085 are each part of a family of pin compatible DACs that also provide 12 and 8 bit resolution. For 12-bit DACs see the DAC121C081 and DAC121C085. For 8-bit DACs see the DAC081C081 and DAC081C085.


6 Device Comparison Table⁽¹⁾


Resolution	SOT-6 and WSON-6 Packages	VSSOP-8 Package w/ External Reference
12-bit	DAC121C081	DAC121C085
10-bit	DAC101C081	DAC101C085
8-bit	DAC081C081	DAC081C085


⁽¹⁾ All devices are fully pin and function compatible.



7 Pin Configuration and Functions







Pin Functions

PIN			PIN TYPE EQUIVALENT			DESCRIPTION		
NAME	WSON	SOT	VSSOP	TTPE	CIRCUIT	DESCRIPTION		
ADR0	1	6	1	Digital Input, three levels	PIN Snap D1 2.1k \$41.5k	Tri-state Address Selection Input. Sets the two Least Significant Bits (A1 and A0) of the 7-bit slave address. (see Table 1)		
ADR1	_	_	2	Digital Input, three levels	GND	Tri-State Address Selection Input. Sets Bits A6 and A3 of the 7-bit slave address. (see Table 1)		
GND	4	3	5	Ground		Ground for all on-chip circuitry		
PAD	PAD	_	_	Ground		Exposed die attach pad can be connected to ground or left floating. Soldering the pad to the PCB offers optimal thermal performance and enhances package self-alignment during reflow.		
SCL	2	5	3	Digital Input	PIN	Serial Clock Input. SCL is used together with SDA to control the transfer of data in and out of the device.		
SDA	3	4	4	Digital Input/Output	Snap Back	Serial Data bi-directional connection. Data is clocked into or out of the internal 16-bit register relative to the clock edges of SCL. This is an open drain data line that must be pulled to the supply (V _A) by an external pullup resistor.		
V _A	5	2	6	Supply		Power supply input. For the SOT and WSON versions, this supply is used as the reference. Must be decoupled to GND.		
V _{OUT}	6	1	8	Analog Output		Analog Output Voltage		
V_{REF}	_	_	7	Supply		Unbufferred reference voltage. For the VSSOP-8, this supply is used as the reference. V _{REF} must be free of noise and decoupled to GND.		



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

	MIN	MAX	UNIT
Supply voltage, V _A	-0.3	6.5	V
Voltage on any input pin	-0.3	6.5	V
Input current at any pin (4)		±10	mA
Package input current ⁽⁴⁾		±20	mA
Power consumption at T _A = 25°C	Se	ee ⁽⁵⁾	
Operating junction temperature		150	°C
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are measured with respect to GND = 0 V, unless otherwise specified.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) When the input voltage at any pin exceeds 5.5 V or is less than GND, the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (5) The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax, the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula P_DMAX = (T_Jmax ¬ T_A) / θ_{JA}. The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the operating ratings, or the power supply polarity is reversed).

8.2 ESD Ratings

				VALUE	UNIT
DAC081	C081 in NGF Package				
		Human-body model (HBM), per	All pins except 2 and 3	±2500	
V(ESD) Fle		ANSI/ESDA/JEDEC JS-001 Pins 2 and 3	Pins 2 and 3	±5000	
		Charged-device model (CDM), per JEDEC	All pins except 2 and 3	±1000	\ /
$V_{(ESD)}$	Electrostatic discharge	specification JESD22-C101	Pins 2 and 3	±1000	
		Machine model (MM)	All pins except 2 and 3	±250	
		Machine model (MM) Pins 2 and 3	Pins 2 and 3	±350	
DAC081	C081 in DDC Package				
		Human-body model (HBM), per	All pins except 4 and 5	±2500	V
		ANSI/ESDA/JEDEC JS-001	Pins 4 and 5	±5000	
	Electricate Con Prochessor	Charged-device model (CDM), per JEDEC specification JESD22-C101	All pins except 4 and 5	±1000	
$V_{(ESD)}$	Electrostatic discharge		Pins 4 and 5	±1000	
		Machine model (MM)	All pins except 4 and 5	±250	
		Machine model (MM)	Pins 4 and 5	±350	
DAC081	C085 in DGK Package				
		Human-body model (HBM), per	All pins except 3 and 4	±2500	
		ANSI/ESDA/JEDEC JS-001	Pins 3 and 4	±5000	
		Charged-device model (CDM), per JEDEC	All pins except 3 and 4	±1000	\ /
V _(ESD)	Electrostatic discharge	specification JESD22-C101	Pins 3 and 4	±1000	V
		Machine madel (MMM)	All pins except 3 and 4	±250	
		Machine model (MM)	Pins 3 and 4	±350	

Copyright © 2012–2016, Texas Instruments Incorporated



8.3 Recommended Operating Conditions

See (1)

	MIN	NOM MAX	UNIT
Operating temperature range	-40	T _A 125	ů
Supply voltage, V _A	2.7	5.5	٧
Reference voltage, V _{REFIN}	1	V _A	V
Digital input voltage ⁽²⁾⁽³⁾	0	5.5	V
Output load	0	1500	pF

1) All voltages are measured with respect to GND = 0 V, unless otherwise specified.

8.4 Thermal Information

(4)(2)(2)	DAC101C081	DAC101C081, DAC101C081Q	DAC101C085	
THERMAL METRIC ⁽¹⁾⁽²⁾⁽³⁾	DDC (SOT)	NGF (WSON)	DGK (VSSOP)	UNIT
	6 PINS	6 PINS	8 PINS	
R _{θJA} Junction-to-ambient thermal resistance	250	190	240	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

8.5 Electrical Characteristics

The following specifications apply for $V_A = 2.7 \text{ V}$ to 5.5 V, $V_{REF} = V_A$, $C_L = 200 \text{ pF}$ to GND, input code range 12 to 1011. All Maximum and Minimum limits apply for $T_{MIN} \le T_A \le T_{MAX}$ and all Typical limits are at $T_A = 25^{\circ}\text{C}$ (unless otherwise specified).

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX ⁽¹⁾	UNIT
STATIC	PERFORMANCE					
	Resolution		10			Bits
	Monotonicity		10			Bits
INII	late and least line suits.			+0.6	+2	LSB
INL	Integral non-linearity		-2	-0.4		LSB
DNII	Differential non-linearity			+0.12	+0.3	LSB
DNL	Differential non-linearity		-0.2	-0.04		LSB
ZE	Zero code error	I _{OUT} = 0		+1.1	+10	mV
FSE	Full-scale error	I _{OUT} = 0		-0.1	-0.7	%FSR
GE	Gain error	All ones loaded to DAC register		-0.2	-0.7	%FSR
ZCED	Zero code error drift			-20		μV/°C
TC GE		V _A = 3 V		-0.7		ppm FSR/°C
IC GE	Gain error tempco	V _A = 5 V		-1		ppm FSR/°C
ANALOG	OUTPUT CHARACTERISTIC	S (V _{OUT})				
	Output voltage range ⁽²⁾	DAC101C085	0		V_{REF}	V
	Output voltage range	DAC101C081	0		V_A	V
ZCO	Zero code output	V _A = 3 V, I _{OUT} = 200 μA		1.3		mV
200	Zero code odipul	V _A = 5 V, I _{OUT} = 200 μA		7.0		mV
F\$0	Full apple output	V _A = 3 V, I _{OUT} = 200 μA		2.984		V
FSO	Full scale output	V _A = 5 V, I _{OUT} = 200 μA		4.989		V

Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing Quality Level).

⁽²⁾ The inputs are protected as shown below. Input voltage magnitudes up to 5.5 V, regardless of V_A, will not cause errors in the conversion result. For example, if V_A is 3 V, the digital input pins can be driven with a 5 V logic device.

⁽³⁾ To ensure accuracy, it is required that V_A and V_{REF} be well bypassed.

⁽²⁾ Soldering process must comply with Reflow Temperature Profile specifications. Refer to www.ti.com/packaging.

⁽³⁾ Reflow temperature profiles are different for lead-free packages.

²⁾ This parameter is ensured by design and/or characterization and is not tested in production.



Electrical Characteristics (continued)

The following specifications apply for $V_A = 2.7 \text{ V}$ to 5.5 V, $V_{REF} = V_A$, $C_L = 200 \text{ pF}$ to GND, input code range 12 to 1011. All Maximum and Minimum limits apply for $T_{MIN} \le T_A \le T_{MAX}$ and all Typical limits are at $T_A = 25^{\circ}\text{C}$ (unless otherwise specified).

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX ⁽¹⁾	UNIT
1	Output short circuit current	V _A = 3 V, V _{OUT} = 0 V, Input code = FFFh.		56		mA
l _{OS}	(I _{SOURCE})	$V_A = 5 \text{ V}, V_{OUT} = 0 \text{ V},$ Input code = FFFh.		69		mA
I _{OS}	Output short circuit current	$V_A = 3 \text{ V}, V_{OUT} = 3 \text{ V},$ Input code = 000h.		-52		mA
ios	(I _{SINK})	$V_A = 5 \text{ V}, V_{OUT} = 5 \text{ V},$ Input code = 000h.		- 75		mA
lo	Continuous output current ⁽²⁾	Available on the DAC output			11	mA
Cı	Maximum load capacitance	R _L = ∞		1500		pF
<u></u>	Maximum load capacitance	$R_L = 2 k\Omega$		1500		pF
Z _{OUT}	DC output impedance			7.5		Ω
REFERE	NCE INPUT CHARACTERISTICS-	(DAC101C085 only)				
	Input range inimum		1	0.2		V
V_{REF}	Input range maximum				V_{A}	V
	Input impedance			120		kΩ
LOGIC IN	NPUT CHARACTERISTICS (SCL,	SDA)			I	
V _{IH}	Input high voltage		0.7 × V _A			V
V _{IL}	Input low voltage		, , , , , , , , , , , , , , , , , , ,		0.3 × V _A	V
I _{IN}	Input current				±1	μA
C _{IN}	Input pin capacitance (2)				3	pF
V _{HYST}	Input hysteresis		0.1 × V _A			
	NPUT CHARACTERISTICS (ADRO	, ADR1)	Λ			
V _{IH}	Input high voltage	,	V _A 0.5			V
V _{IL}	Input low voltage				0.5	V
I _{IN}	Input current				±1	μA
	OUTPUT CHARACTERISTICS (SD	A)				<u> </u>
		I _{SINK} = 3 mA			0.4	V
V_{OL}	Output low voltage	I _{SINK} = 6 mA			0.6	V
I _{OZ}	High-impedence output leakage current	ISINK - O TIV			±1	μA
POWER	REQUIREMENTS		+		*	
	Supply voltage minimum		2.7			V
V_A	Supply voltage maximum				5.5	V
Normal		ace quiet (SCL = SDA = V _A). (outpu	it unloaded)			
		V _A = 2.7 V to 3.6 V	,	105	156	μA
I _{ST_VA-1}	V _A DAC101C081 supply current	V _A = 4.5 V to 5.5 V		132	214	<u>.</u> μΑ
31_VA-1						
		V _A = 2.7 V to 3.6 V		86	118	μΑ
	V _A DAC101C085 supply current			98	118 152	μΑ μΑ
I _{ST_VA-5}		V _A = 2.7 V to 3.6 V V _A = 4.5 V to 5.5 V				
I _{ST_VA-5}	V _A DAC101C085 supply current V _{REF} supply current (DAC101C085 only)	V _A = 2.7 V to 3.6 V V _A = 4.5 V to 5.5 V V _A = 2.7 V to 3.6 V		98	152	μΑ
I _{ST_VA-5}	V _{REF} supply current	V _A = 2.7 V to 3.6 V V _A = 4.5 V to 5.5 V		98 37	152 43	μΑ



Electrical Characteristics (continued)

The following specifications apply for $V_A = 2.7 \text{ V}$ to 5.5 V, $V_{REF} = V_A$, $C_L = 200 \text{ pF}$ to GND, input code range 12 to 1011. All Maximum and Minimum limits apply for $T_{MIN} \le T_A \le T_{MAX}$ and all Typical limits are at $T_A = 25^{\circ}\text{C}$ (unless otherwise specified).

PARAMETER		TEST CONI	DITIONS	MIN TYP ⁽¹⁾	MAX ⁽¹⁾	UNIT	
	f	f _{SCL} = 400 kHz	V _A = 2.7 V to 3.6 V	134	220	μΑ	
	V DAC101C091 aupply augrent	I _{SCL} = 400 kHz	V _A = 4.5 V to 5.5 V	192	300	μΑ	
I _{CO_VA-1}	V _A DAC101C081 supply current	f _{SCL} = 3.4 MHz	V _A = 2.7 V to 3.6 V	225	320	μΑ	
		ISCL = 3.4 WITZ	V _A = 4.5 V to 5.5 V	374	500	μΑ	
		f _ 400 kHz	V _A = 2.7 V to 3.6 V	101	155	μΑ	
I _{CO_VA-5}	V DAC101C095 aupply ourrent	$f_{SCL} = 400 \text{ kHz}$	V _A = 4.5 V to 5.5 V	142	142 220 μA 193 235 μA	μΑ	
	V _A DAC101C085 supply current	f _{SCL} = 3.4 MHz	V _A = 2.7 V to 3.6 V	193	235	μΑ	
			V _A = 4.5 V to 5.5 V	325	410	μΑ	
	V _{REF} supply current	V _{REF} supply current		$V_A = 2.7 \text{ V to} $ 3.6 V	33.5	55	μΑ
I _{CO_VREF}	(DAC101C085 only)		V _A = 4.5 V to 5.5 V	49.5	71.4	μΑ	
		f 400 kH =	V _A = 3 V	480		μW	
D	Power consumption	$f_{SCL} = 400 \text{ kHz}$	$V_A = 5 V$	1.06		mW	
P _{CO}	(V _A & V _{REF} for DAC101C085)	f _{SCL} = 3.4 MHz	V _A = 3 V	810		μW	
		I _{SCL} = 3.4 IVIHZ	V _A = 5 V	2.06		mW	
Power Do	wn 2-wire interface quiet (SCL =	SDA = V _A) after PD	mode written to	DAC register. (output unloaded)			
1	Supply current	All power-down modes	$V_A = 2.7 \text{ V to} $ 3.6 V	0.13	1.52	μΑ	
I _{PD}	(V _A & V _{REF} for DAC101C085)		V _A = 4.5 V to 5.5 V	0.15	3.25	μΑ	
D	Power consumption	All power-down	V _A = 3 V	0.5		μW	
P _{PD}	(V _A & V _{REF} for DAC101C085)	modes	V _A = 5 V	0.9		μW	

8.6 AC and Timing Characteristics

The following specifications apply for V_A = 2.7 V to 5.5 V, V_{REF} = V_A , R_L = Infinity, C_L = 200 pF to GND. All Maximum and Minimum limits apply for $T_{MIN} \le T_A \le T_{MAX}$ and all Typical limits are at T_A = 25°C (unless otherwise specified).

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX ⁽¹⁾⁽³⁾	UNIT
ts	Output voltage settling time (4)	100h to 300h code change $R_L = 2 \text{ k}\Omega$, $C_L = 200 \text{ pF}$		4.5	6	μs
SR	Output slew rate			1		V/µs
	Glitch impulse	Code change from 200h to 1FFh		12		nV-sec
	Digital feedthrough			0.5		nV-sec
	Multiplying bandwidth (5)	$V_{REF} = 2.5 \text{ V} \pm 0.1 \text{ Vpp}$		160		kHz
	Total harmonic distortion (5)	V _{REF} = 2.5 V ± 0.1 Vpp input frequency = 10 kHz		70		dB

⁽¹⁾ C_b refers to the capacitance of one bus line. C_b is expressed in pF units.

⁽²⁾ Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing Quality Level).

⁽³⁾ Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing Quality Level).

⁽⁴⁾ This parameter is ensured by design and/or characterization and is not tested in production.

⁽⁵⁾ Applies to the Multiplying DAC configuration. In this configuration, the reference is used as the analog input. The value loaded in the DAC Register will digitally attenuate the signal at Vout.



AC and Timing Characteristics (continued)

The following specifications apply for V_A = 2.7 V to 5.5 V, V_{REF} = V_A , R_L = Infinity, C_L = 200 pF to GND. All Maximum and Minimum limits apply for $T_{MIN} \le T_A \le T_{MAX}$ and all Typical limits are at T_A = 25°C (unless otherwise specified).

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX ⁽¹⁾⁽³⁾	UNIT		
	Wake-up time	V _A = 3 V		0.8		µsec		
VU	wake-up lime	V _A = 5 V		0.5		µsec		
DIGITAL	_ TIMING SPECS (SCL, SDA)							
		Standard mode 100						
	Corial alask fraguesay	Fast mode 400						
SCL	Serial clock frequency	High speed mode, C _b = 100 pF			NAL I-			
		High speed mode, C _b = 400 pF			1.7	MHz		
		Standard mode	4.7					
	CCI Januatina	Fast mode	1.3			μs		
LOW	SCL low time	High speed mode, C _b = 100 pF 160						
		High speed mode, C _b = 400 pF	320			ns		
		Standard mode 4						
	001.1:1.0	Fast mode	0.6					
HIGH	SCL high time	High speed mode, C _b = 100 pF	60	60				
		High speed mode, C _b = 400 pF	120					
		Standard mode 250						
t _{SU;DAT}	Data set-up time	Fast mode	100					
		High speed mode	10					
	Data hold time	Standard mode	0		3.45			
		Fast mode	0		0.9	μs		
HD;DAT		High speed mode, C _b = 100 pF	0		70			
		High speed mode, C _b = 400 pF	0		150	ns		
	Set-up time for a start or a repeated start condition	Standard mode	4.7					
SU;STA		Fast mode	0.6			μs		
00,017		High speed mode	160			ns		
	Hold time for a start or a	Standard mode	4					
HD;STA		Fast mode	0.6			μs		
110,017	repeated start condition	High speed mode	160			ns		
	Bus free time between a stop	Standard mode	4.7					
BUF	and start condition	Fast mode	1.3			μs		
		Standard mode	4					
SU:STO	Set-up time for a stop condition	Fast mode	0.6			μs		
30,310		High speed mode	160			ns		
		Standard mode			1000	ns		
		Fast mode	20 + 0.1C _b		300	ns		
rDA	Rise time of SDA signal	High speed mode, C _b = 100 pF	10		80	ns		
		High speed mode, $C_b = 400 \text{ pF}$	20		160	ns		
		Standard mode			250	ns		
		Fast mode	20 + 0.1C _b		250	ns		
DA	Fall time of SDA signal	High speed mode, C _b = 100 pF	10		80	ns		
		High speed mode, $C_b = 400 \text{ pF}$	20		160	ns		
		Standard mode	20		1000	ns		
		Fast mode	20 + 0.1C _b		300	ns		
	Rise time of SCL signal				300	113		
rCL	Rise time of SCL signal	High speed mode, C _b = 100 pF	10		40	ns		



AC and Timing Characteristics (continued)

The following specifications apply for V_A = 2.7 V to 5.5 V, V_{REF} = V_A , R_L = Infinity, C_L = 200 pF to GND. All Maximum and Minimum limits apply for $T_{MIN} \le T_A \le T_{MAX}$ and all Typical limits are at T_A = 25°C (unless otherwise specified).

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX ⁽¹⁾⁽³⁾	UNIT
		Standard mode			1000	ns
	Rise time of SCL signal after a	Fast mode	$20 + 0.1C_b$		300	ns
t _{rCL1}	repeated start condition and after an acknowledge bit.	High speed mode, C _b = 100 pF	10		80	ns
	Ç	High speed mode, C _b = 400 pF	20		160	ns
		Standard mode			300	ns
	Fall time of a CCL signal	Fast mode	$20 + 0.1C_b$		300	ns
t _{fCL}	Fall time of a SCL signal	High speed mode, C _b = 100 pF	10		40	ns
		High speed mode, C _b = 400 pF	20		80	ns
C _b	Capacitive load for each bus line (SCL and SDA)				400	pF
	Pulse width of spike	Fast mode			50	20
t _{SP}	suppressed (6) (4)	High speed mode			10	ns
	SDA output delay (see Section	Fast mode		87	270	
t _{outz}	1.9)	High speed mode		38	60	ns

(6) Spike suppression filtering on SCL and SDA will supress spikes that are less than 50ns for standard-fast mode and less than 10ns for hs-mode.




Figure 1. Input / Output Transfer Characteristic





Figure 2. Serial Timing Diagram

10 \$



8.7 Typical Characteristics


 $V_{REF} = V_A$, $f_{SCL} = 3.4$ MHz, $T_A = 25$ °C, input code range 12 to 1011 (unless otherwise stated).





Typical Characteristics (continued)

 $V_{REF} = V_A$, $f_{SCL} = 3.4$ MHz, $T_A = 25$ °C, input code range 12 to 1011 (unless otherwise stated).





Typical Characteristics (continued)

 $V_{REF} = V_A$, $f_{SCL} = 3.4$ MHz, $T_A = 25$ °C, input code range 12 to 1011 (unless otherwise stated).




Figure 19. Power-On Reset




9 Detailed Description

9.1 Overview

The DAC101C081 is fabricated on a CMOS process with an architecture that consists of switches and resistor strings that are followed by an output buffer.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 DAC Section

For simplicity, a single resistor string is shown in Figure 20. This string consists of 1024 equal valued resistors with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register determines which switch is closed, connecting the proper node to the amplifier. The input coding is straight binary with an ideal output voltage of:

$$V_{OUT} = V_{REF} \times (D / 1024)$$

where D is the decimal equivalent of the binary code that is loaded into the DAC register. D can take on any integer value between 0 and 1023. This configuration ensures that the DAC is monotonic. (1)



Feature Description (continued)




Figure 20. DAC Resistor String

9.3.2 Output Amplifier

The output amplifier is rail-to-rail, providing an output voltage range of 0 V to V_A when the reference is V_A . All amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0 V and V_A , in this case). For this reason, linearity is specified over less than the full output range of the DAC. However, if the reference is less than V_A , there is only a loss in linearity in the lowest codes. The output capabilities of the amplifier are described in the *Electrical Characteristics* table.

The output amplifiers are capable of driving a load of $2-k\Omega$ in parallel with 1500 pF to ground or to V_A . The zero-code and full-scale outputs for given load currents are available in the *Electrical Characteristics* table.

9.3.3 Reference Voltage

The DAC101C081 uses the supply (V_A) as the reference. With that said, V_A must be treated as a reference. The Analog output will only be as clean as the reference (V_A) . It is recommended that the reference be driven by a voltage source with low output impedance.

The DAC101C085 comes with an external reference supply pin (V_{REF}). For the DAC101C085, it is important that V_{REF} be kept as clean as possible.

The Applications Information section describes a handful of ways to drive the reference appropriately. Refer to Using References as Power Supplies for details.

9.3.4 Power-On Reset

The power-on reset circuit controls the output voltage of the DAC during power-up. Upon application of power, the DAC register is filled with zeros and the output voltage is 0 Volts. The output remains at 0 V until a valid write sequence is made to the DAC.



Feature Description (continued)

When resetting the device, it is crutial that the V_A supply be lowered to a maximum of 200mV before the supply is raised again to power-up the device. Dropping the supply to within 200mV of GND during a reset will ensure the ADC performs as specified.

9.3.5 Simultaneous Reset

The broadcast address allows the I²CTM master to write a single word to multiple DACs simultaneously. Provided that all of the DACs exist on a singlel²CTM bus, every DAC will update when the broadcast address is used to address the bus. This feature allows the master to reset all of the DACs on a shared I²CTM bus to a specific digital code. For instance, if the master writes a power-down code to the bus with the broadcast address, all of the DACs will power-down simultaneously.

9.3.6 Additional Timing Information: toutz

The t_{outz} specification is provided to aid the design of the I^2C bus. After the SCL bus is driven low by the I^2C^{TM} master, the SDA bus will be held for a short time by the DAC101C081. This time is referred to as t_{outz} . The following figure illustrates the relationship between the fall of SCL, at the 30% threshold, to the time when the DAC begins to transition the SDA bus. The t_{outz} specification only applies when the DAC is in control of the SDA bus. The DAC is only in control of the bus during an ACK by the DAC101C081 or a data byte read from the DAC (see Figure 25).




Figure 21. Data Output Timing

The t_{outz} specification is typically 87nsec in Standard-Fast Mode and 38nsec in Hs-Mode.

9.4 Device Functional Modes

9.4.1 Power-Down Modes

The DAC101C081 has three power-down modes. In power-down mode, the supply current drops to $0.13\mu A$ at 3 V and $0.15\mu A$ at 5 V (typ). The DAC101C081 is put into power-down mode by writing a one to PD1 and/or PD0. The outputs can be set to high impedance, terminated by 2.5 k Ω to GND, or terminated by 100 k Ω to GND (see Figure 26).

The bias generator, output amplifier, resistor string, and other linear circuitry are all shut down in any of the power-down modes. When the DAC101C081 is powered down, the value written to the DAC register, including the power-down bits, is saved. While the DAC is in power-down, the saved DAC register contents can be read back. When the DAC is brought out of power-down mode, the DAC register contents will be overwritten and V_{OUT} will be updated with the new 10-bit data value.

The time to exit power-down (Wake-Up Time) is typically 0.8µsec at 3 V and 0.5µsec at 5 V.



9.5 Programming

9.5.1 Serial Interface

The I²CTM-compatible interface operates in all three speed modes. Standard mode (100kHz) and Fast mode (400 kHz) are functionally the same and will be referred to as Standard-Fast mode in this document. High-Speed mode (3.4 MHz) is an extension of Standard-Fast mode and will be referred to as Hs-mode in this document. The following diagrams describe the timing relationships of the clock (SCL) and data (SDA) signals. Pullup resistors or current sources are required on the SCL and SDA busses to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pullup resistor values will depend upon the total bus capacitance and operating speed.


9.5.2 Basic I²C™ Protocol

The I²CTM interface is bi-directional and allows multiple devices to operate on the same bus. To facilitate this bus configuration, each device has a unique hardware address which is referred to as the "slave address." To communicate with a particular device on the bus, the controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit. If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled high. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a Stop condition on the bus.

All communication on the bus begins with either a Start condition or a Repeated Start condition. The protocol for starting the bus varies between Standard-Fast mode and Hs-mode. In Standard-Fast mode, the master generates a Start condition by driving SDA from high to low while SCL is high. In Hs-mode, starting the bus is more complicated. Please refer to *High-Speed (Hs) Mode* for the full details of a Hs-mode Start condition. A Repeated Start is generated to either address a different device, or switch between read and write modes. The master generates a Repeated Start condition by driving SDA low while SCL is high. Following the Repeated Start, the master sends out the slave address and a read/write bit as shown in Figure 22. The bus continues to operate in the same speed mode as before the Repeated Start condition.

All communication on the bus ends with a Stop condition. In either Standard-Fast mode or Hs-Mode, a Stop condition occurs when SDA is pulled from low to high while SCL is high. After a Stop condition, the bus remains idle until a master generates a Start condition.

Please refer to the Philipsl²C[™] Specification (Version 2.1 Jan, 2000) for a detailed description of the serial interface.



*Note: In continuous mode, this bit must be an ACK from the data receiver. Immediately preceding a STOP condition, this bit must be a NACK from the master.

Figure 22. Basic Operation



Programming (continued)

9.5.3 Standard-Fast Mode

In Standard-Fast mode, the master generates a start condition by driving SDA from high to low while SCL is high. The Start condition is always followed by a 7-bit slave address and a Read/Write bit. After these eight bits have been transmitted by the master, SDA is released by the master and the DAC101C081 either ACKs or NACKs the address. If the slave address matches, the DAC101C081 ACKs the master. If the address doesn't match, the DAC101C081 NACKs the master.

For a **write** operation, the master follows the ACK by sending the upper eight data bits to the DAC101C081. Then the DAC101C081 ACKs the transfer by driving SDA low. Next, the lower eight data bits are sent by the master. The DAC101C081 then ACKs the transfer. At this point, the DAC output updates to reflect the contents of the 16-bit DAC register. Next, the master either sends another pair of data bytes, generates a Stop condition to end communication, or generates a Repeated Start condition to communicate with another device on the bus.

For a **read** operation, the DAC101C081 sends out the upper eight data bits of the DAC register. This is followed by an ACK by the master. Next, the lower eight data bits of the DAC register are sent to the master. The master then produces a NACK by letting SDA be pulled high. The NACK is followed by a master-generated Stop condition to end communication on the bus, or a Repeated Start to communicate with another device on the bus.

9.5.4 High-Speed (Hs) Mode

For Hs-mode, the sequence of events to begin communication differ slightly from Standard-Fast mode. Figure 23 describes this in further detail. Initially, the bus begins running in Standard-Fast mode. The master generates a Start condition and sends the 8-bit Hs master code (00001XXX) to the DAC101C081. Next, the DAC101C081 responds with a NACK. Once the SCL line has been pulled to a high level, the master switches to Hs-mode by increasing the bus speed and generating a Repeated Start condition (driving SDA low while SCL is pulled high). At this point, the master sends the slave address to the DAC101C081, and communication continues as shown above in the "Basic Operation" Diagram (see Figure 22).

When the master generates a Repeated Start condition while in Hs-mode, the bus stays in Hs-mode awaiting the slave address from the master. The bus continues to run in Hs-mode until a Stop condition is generated by the master. When the master generates a Stop condition on the bus, the bus must be started in Standard-Fast mode again before increasing the bus speed and switching to Hs-mode.




Figure 23. Beginning Hs-Mode Communication



Programming (continued)

9.5.5 I2C Slave (Hardware) Address

The DAC has a seven-bit I^2C^{TM} slave address. For the VSSOP-8 version of the DAC, this address is configured by the ADR0 and ADR1 address selection inputs. For the DAC101C081, the address is configured by the ADR0 address selection input. ADR0 and ADR1 can be grounded, left floating, or tied to V_A . If desired, the address selection inputs can be set to $V_A/2$ rather than left floating. The state of these inputs sets the address the DAC responds to on the I^2C^{TM} bus (see Table 1). In addition to the selectable slave address, there is also a broadcast address (1001000) for all DAC101C081's and DAC101C085's on the 2-wire bus. When the bus is addressed by the broadcast address, all the DAC101C081's and DAC101C085's will respond and update synchronously. Figure 24 and Figure 25 describe how the master device should address the DAC via the I^2C^{TM} -Compatible interface.

Keep in mind that the address selection inputs (ADR0 and ADR1) are only sampled until the DAC is correctly addressed with a non-broadcast address. At this point, the ADR0 and ADR1 inputs Tri-State and the slave address is "locked". Changes to ADR0 and ADR1 will not update the selected slave address until the device is power-cycled.

SLAVE ADDRESS	DAC101C08	DAC101C081 (SOT & WSON) ⁽¹⁾				
[A6 - A0]	ADR1	ADR0	ADR0			
0001100, 1000110	Floating	Floating	Floating			
0001101, 1000110	Floating	GND	GND			
0001110, 1000111	Floating	V _A	V _A			
0001000, 1000100	GND	Floating	_			
0001001, 1000100	GND	GND	_			
0001010, 1000101	GND	V _A	_			
1001100, 1100110	V _A	Floating	_			
1001101, 1100110	V _A	GND	_			
1001110, 1100111	V _A	V _A	_			
1001000, 1100100	Broadcast Address					

Table 1. Slave Addresses

9.5.6 Writing to the DAC Register

To write to the DAC, the master addresses the part with the correct slave address (A6-A0) and writes a "zero" to the read/write bit. If addressed correctly, the DAC returns an ACK to the master. The master then sends out the upper data byte. The DAC responds by sending an ACK to the master. Next, the master sends the lower data byte to the DAC. The DAC responds by sending an ACK again. At this point, the master either sends the upper byte of the next data word to be converted by the DAC, generates a Stop condition to end communication, or generates a Repeated Start condition to begin communication with another device on the bus. Until generating a Stop condition, the master can continuously write the upper and lower data bytes to the DAC register. This allows for a maximum DAC conversion rate of 188.9 kilo-conversions per second in Hs-mode.




Figure 24. Typical Write to the DAC Register

⁽¹⁾ Pin-compatible alternatives to the DAC101C081 options are available with additional address options.



9.5.7 Reading from the DAC Register

To read from the DAC register, the master addresses the part with the correct slave address (A6-A0) and writes a "one" to the read/write bit. If addressed correctly, the DAC returns an ACK to the master. Next, the DAC sends out the upper data byte. The master responds by sending an ACK to the DAC to indicate that it wants to receive another data byte. Then the DAC sends the lower data byte to the master. Assuming only one 16-bit data word is read, the master sends a NACK after receiving the lower data byte. At this point, the master either generates a Stop condition to end communication, or a Repeated Start condition to begin communication with another device on the bus.




Figure 25. Typical Read from the DAC Register

Registers

9.6.1 DAC Register

The DAC register, Figure 26, has sixteen bits. The first two bits are always zero. The next two bits determine the mode of operation (normal mode or one of three power-down modes). The final twelve bits of the shift register are the data bits. The data format is straight binary (MSB first, LSB last), with twelve 0's corresponding to an output of 0 V and twelve 1's corresponding to a full-scale output of V_A - 1 LSB. When writing to the DAC Register, V_{OUT} will update on the rising edge of the ACK following the lower data byte.




Figure 26. DAC Register Contents

20



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Bipolar Operation

The DAC101C081 is designed for single supply operation and thus has a unipolar output. However, a bipolar output may be obtained with the circuit in Figure 27. This circuit will provide an output voltage range of ±5 Volts. A rail-to-rail amplifier should be used if the amplifier supplies are limited to ±5 V.




Figure 27. Bipolar Operation

The output voltage of this circuit for any code is found to be:

$$V_O = (V_A \times (D / 1024) \times ((R1 + R2) / R1) - V_A \times R2 / R1)$$

With $V_A = 5 V$ and R1 = R2,

$$V_0 = (10 \times D / 1024) - 5 V$$
 (3)

A list of rail-to-rail amplifiers suitable for this application are indicated in Table 2.

Table 2. Some Rail-to-Rail Amplifiers

AMP	PKGS	Typ V _{OS}	Typ I _{SUPPLY}
LMP7701	SOT-23-5	37 uV	0.79 mA
LMV841	SC70-5	50 uV	1 mA
LMC7111	SOT-23-5	0.9 mV	25 μΑ
LM7301	SO-8 SOT-23-5	0.03 mV	620 μΑ
LM8261	SOT-23-5	0.7 mV	1 mA

(2)



10.1.2 DSP/Microprocessor Interfacing

Interfacing the DAC101C081 to microprocessors and DSPs is quite simple. The following guidelines are offered to simplify the design process.

10.1.2.1 Interfacing to the 2-wire Bus

Figure 28 shows a microcontroller interfacing to the DAC101C081 via the 2-wire bus. Pullup resistors (Rp) should be chosen to create an appropriate bus rise time and to limit the current that will be sunk by the opendrain outputs of the devices on the bus. Please refer to the I^2C^{TM} Specification for further details. Typical pullup values to use in Standard-Fast mode bus applications are $2k\Omega$ to $10k\Omega$. SCL and SDA series resisters (R_S) near the DAC101C081 are optional. If high-voltage spikes are expected on the 2-wire bus, series resistors should be used to filter the voltage on SDA and SCL. The value of the series resistance must be picked to ensure the V_{IL} threshold can be achieved. If used, R_S is typically 51Ω .




Figure 28. Serial Interface Connection Diagram

10.1.2.2 Interfacing to a Hs-mode Bus

Interfacing to a Hs-mode bus is very similar to interfacing to a standard-fast mode bus. In Hs-mode, the specified rise time of SCL is shortened. To create a faster rise time, the master device (microcontroller) can drive the SCL bus high and low. In other words, the microcontroller can drive the line high rather than leaving it to the pullup resistor. It is also possible to decrease the value of the pullup resistors or increase the pullup current to meet the tighter timing specs. Please refer to the I²C Specification for further details.



10.2 Typical Application




Figure 29. Pressure Sensor Gain Adjust

10.2.1 Design Requirements

A positive supply only data acquisition system capable of digitizing a pressure sensor output. In addition to digitizing the pressure sensor output, the system designer can use the DAC101C081 to correct for gain errors in the pressure sensor output by adjusting the bias voltage to the bridge pressure sensor.

10.2.2 Detailed Design Procedure

As shown in Equation 4, the output of the pressure sensor is relative to the imbalance of the resistive bridge times the output of the DAC101C081, thus providing the desired gain correction.

Pressure Sensor Output =
$$(DAC_Output \times [(R2 / (R1 + R2) - (R4 / (R3 + R4))])$$
 (4)

Likewise for the ADC161S626, Equation 5 shows that the ADC output is function of the Pressure Sensor Output times relative to the ratio of the ADC input divided by the DAC101C081 output voltage.

ADC161S626 Output = (Pressure Sensor Output
$$\times$$
 100 /(2 \times VREF)) \times 2¹⁶ (5)



Typical Application (continued)

10.2.3 Application Curve




Figure 30. INL vs Input Code



11 Power Supply Recommendations

11.1 Using References as Power Supplies

While the simplicity of the DAC101C081 implies ease of use, it is important to recognize that the path from the reference input (V_A for the DAC101C081 and V_{REF} for the DAC101C085) to V_{OUT} will have essentially zero Power Supply Rejection Ratio (PSRR). Therefore, it is necessary to provide a noise-free supply voltage to the reference. In order to use the full dynamic range of the DAC101C085, the supply pin (V_A) and V_{REF} can be connected together and share the same supply voltage. Since the DAC101C081 consumes very little power, a reference source may be used as the supply voltage. To ensure accuracy, it is required that V_A and V_{REF} be well bypassed. The advantages of using a reference source over a voltage regulator are accuracy and stability. Some low noise regulators can also be used. Listed below are a few reference and power supply options for the DAC101C081. When using the DAC101C081, it is important to treat the analog supply (V_A) as the reference.

11.1.1 LM4132

The LM4132, with its 0.05% accuracy over temperature, is a good choice as a reference source for the DAC101C081. The 4.096-V version is useful if a 0 to 4.095-V output range is desirable or acceptable. Bypassing the LM4132 V_{IN} pin with a 0.1- μ F capacitor and the V_{OUT} pin with a 2.2- μ F capacitor will improve stability and reduce output noise. The LM4132 comes in a space-saving 5-pin SOT-23.




Figure 31. The LM4132 as a Power Supply



Using References as Power Supplies (continued)

11.1.2 LM4050

Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a reference for the DAC101C081. It is available in 4.096-V and 5-V versions and comes in a space-saving 3-pin SOT-23.




Figure 32. The LM4050 as a Power Supply

The minimum resistor value in the circuit of Figure 32 must be chosen such that the maximum current through the LM4050 does not exceed its 15-mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050 voltage at its minimum, and the DAC101C081 drawing zero current. The maximum resistor value must allow the LM4050 to draw more than its minimum current for regulation plus the maximum DAC101C081 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC101C081 draws its maximum current. These conditions can be summarized as:

$$R(\min) = (V_{IN}(\max) - V_{Z}(\min)) / I_{Z}(\max)$$
(6)

and

 $R(max) = (V_{IN}(min) - V_{Z}(max)) / ((I_{DAC}(max) + I_{Z}(min))$

where

- V_Z(min) and V_Z(max) are the nominal LM4050 output voltages ± the LM4050 output tolerance over temperature
- I_Z(max) is the maximum allowable current through the LM4050
- I₇(min) is the minimum current required by the LM4050 for proper regulation and
- I_{DAC}(max) is the maximum DAC101C081 supply current.

(7)



Using References as Power Supplies (continued)

11.1.3 LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good choice for applications that do not require a precision reference for the DAC101C081. It comes in 3.0-V, 3.3-V and 5-V versions, among others, and sports a low 30-µV noise specification at low frequencies. Because low frequency noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes in a space-saving 5-pin SOT-23 and 5-bump DSBGA packages.




Figure 33. Using the LP3985 Regulator

An input capacitance of 1.0 μF without any ESR requirement is required at the LP3985 input, while a 1.0- μF ceramic capacitor with an ESR requirement of 5 m Ω to 500 m Ω is required at the output. Careful interpretation and understanding of the capacitor specification is required to ensure correct device operation.

11.1.4 LP2980

The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon grade. It is available in 3.0-V, 3.3-V and 5-V versions, among others.




Figure 34. Using the LP2980 Regulator

Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor must be at least 1.0µF over temperature, but values of 2.2µF or more will provide even better performance. The ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic capacitors are typically not a good choice due to their large size and have ESR values that may be too high at low temperatures.



12 Layout

12.1 Layout Guidelines

For best accuracy and minimum noise, the printed circuit board containing the DAC101C081 requires separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located on the same board layer. There should be a single ground plane. A single ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will use a *fencing* technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place, preferably near the DAC101C081. Special care is required to ensure that digital signals with fast edge rates do not pass over split ground planes. They must always have a continuous return path below their traces.

The DAC101C081 power supply should be bypassed with a 4.7- μ F and a 0.1- μ F capacitor as close as possible to the device with the 0.1 μ F right at the device supply pin. The 4.7- μ F capacitor should be a tantalum type and the 0.1- μ F capacitor should be a low ESL, low ESR type. The power supply for the DAC101C081 should only be used for analog circuits.

Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. These clock and data lines require controlled impedances.

12.2 Layout Example




Figure 35. Layout Example



13 Device and Documentation Support

13.1 Device Support

13.1.1 Device Nomenclature

13.1.1.1 Specification Definitions

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB, which is $V_{RFF} / 1024 = V_A / 1024$.

DIGITAL FEEDTHROUGH is a measure of the energy injected into the analog output of the DAC from the digital inputs when the DAC output is not updated. It is measured with a full-scale code change on the data bus.

FULL-SCALE ERROR is the difference between the actual output voltage with a full scale code (FFFh) loaded into the DAC and the value of $V_A \times 1023 / 1024$.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and Full-Scale Errors as:

GE = FSE - ZE

where

- GE is Gain error
- FSE is Full-Scale Error
- and ZE is Zero Error. (8)

GLITCH IMPULSE is the energy injected into the analog output when the input code to the DAC register changes. It is specified as the area of the glitch in nanovolt-seconds.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point method is used. INL for this product is specified over a limited range, per the *Electrical Characteristics Table*.

LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is

 $LSB = V_{REF} / 2^{n}$

where

 V_{REF} is the supply voltage for this product, and "n" is the DAC resolution in bits, which is 10 for the DAC101C081.

MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output stability maintained.

MONOTONICITY is the condition of being monotonic, where the DAC has an output that never decreases when the input code increases.

MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is 1/2 of V_A .

MULTIPLYING BANDWIDTH is the frequency at which the output amplitude falls 3dB below the input sine wave on V_{REFIN} with a full-scale code loaded into the DAC.

POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from the power supply. The difference between the supply and output currents is the power consumed by the device without a load.

SETTLING TIME is the time for the output to settle to within 1/2 LSB of the final value after the input code is updated.

TOTAL HARMONIC DISTORTION (THD) is the measure of the harmonics present at the output of the DACs with an ideal sine wave applied to V_{REFIN} . THD is measured in dB.

WAKE-UP TIME is the time for the output to exit power-down mode. This time is measured from the rising edge of SCL during the ACK bit of the lower data byte to the time the output voltage deviates from the power-down voltage of 0 V.



Device Support (continued)

ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been entered.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DAC101C081	Click here	Click here	Click here	Click here	Click here
DAC101C081Q	Click here	Click here	Click here	Click here	Click here
DAC101C085	Click here	Click here	Click here	Click here	Click here

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

I²C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

14-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DAC101C081CIMK/G4	Active	Production	SOT-23- THIN (DDC) 6	1000 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X85C
DAC101C081CIMK/G4.A	Active	Production	SOT-23- THIN (DDC) 6	1000 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X85C
DAC101C081CIMK/NO.A	Active	Production	SOT-23- THIN (DDC) 6	1000 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X85C
DAC101C081CIMK/NOPB	Active	Production	SOT-23- THIN (DDC) 6	1000 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X85C
DAC101C081CIMKX/NO.A	Active	Production	SOT-23- THIN (DDC) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X85C
DAC101C081CIMKX/NOPB	Active	Production	SOT-23- THIN (DDC) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X85C
DAC101C081CISD/NO.A	Active	Production	WSON (NGF) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X88
DAC101C081CISD/NOPB	Active	Production	WSON (NGF) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-	X88
DAC101C081CISDX/NO.A	Active	Production	WSON (NGF) 6	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X88
DAC101C081CISDX/NOPB	Active	Production	WSON (NGF) 6	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-	X88
DAC101C081QISD/NO.A	Active	Production	WSON (NGF) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	Q88
DAC101C081QISD/NOPB	Active	Production	WSON (NGF) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	Q88
DAC101C081QISDX/NO.A	Active	Production	WSON (NGF) 6	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	Q88
DAC101C081QISDX/NOPB	Active	Production	WSON (NGF) 6	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	Q88
DAC101C085CIMM/NO.A	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X91C
DAC101C085CIMM/NOPB	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-	X91C
DAC101C085CIMMX/NO.A	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X91C
DAC101C085CIMMX/NOPB	Active	Production	VSSOP (DGK) 8	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X91C

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Jul-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	I											
Device	Раскаде Туре	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	(mm)	Pin1 Quadrant
	Туре	Drawing			(mm)	W1 (mm)	` ,	(111111)	(111111)	(111111)	(111111)	Quadrant
DAC101C081CIMK/G4	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101C081CIMK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101C081CIMKX/ NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101C081CISD/NOPB	WSON	NGF	6	1000	177.8	12.4	2.8	2.5	1.0	8.0	12.0	Q1
DAC101C081CISDX/ NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
DAC101C081QISD/NOPB	WSON	NGF	6	1000	177.8	12.4	2.8	2.5	1.0	8.0	12.0	Q1
DAC101C081QISDX/ NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
DAC101C085CIMM/ NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC101C085CIMMX/ NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com 1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC101C081CIMK/G4	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
DAC101C081CIMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
DAC101C081CIMKX/ NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
DAC101C081CISD/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
DAC101C081CISDX/ NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
DAC101C081QISD/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
DAC101C081QISDX/ NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
DAC101C085CIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
DAC101C085CIMMX/ NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 7. Board assembly site may have different recommendations for stencil design.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated