











CSD95490Q5MC


SLPS669A - MARCH 2017-REVISED JANUARY 2018

CSD95490Q5MC Synchronous Buck NexFET™ Smart Power Stage

1 Features

- 75-A Continuous Operating Current Capability
- Over 95% System Efficiency at 30 A
- High-Frequency Operation (up to 1.25 MHz)
- Diode Emulation Function
- Temperature Compensated Bi-Directional Current Sense
- Analog Temperature Output
- Fault Monitoring
- 3.3-V and 5-V PWM Signal Compatible
- Tri-State PWM Input
- · Integrated Bootstrap Switch
- Optimized Dead Time for Shoot-Through Protection
- High-Density QFN 5-mm x 6-mm Footprint
- Ultra-Low-Inductance Package
- System Optimized PCB Footprint
- Thermally Enhanced Topside Cooling
- RoHS Compliant Lead-Free Terminal Plating
- Halogen Free

Application Diagram



2 Applications

- Multiphase Synchronous Buck Converters
 - High-Frequency Applications
 - High-Current, Low-Duty Cycle Applications
- POL DC-DC Converters
- Memory and Graphic Cards
- Desktop and Server VR12.x / VR13.x V-Core Synchronous Buck Converters
- High-Current POL for Network Communications

3 Description

The CSD95490Q5MC NexFET™ power stage is a highly optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high-speed switching capability in a small 5-mm × 6-mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint has been optimized to help reduce design time and simplify the completion of the overall system design.

Device Information⁽¹⁾

| DEVICE | MEDIA | QTY | PACKAGE | SHIP |
|---------------|--------------|------|------------------------------|-------------|
| CSD95490Q5MC | 13-Inch Reel | 2500 | QFN | Tape |
| CSD95490Q5MCT | 7-Inch Reel | 250 | 5.00-mm × 6.00-mm Package | and Reel |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Power Stage Efficiency and Power Loss






Table of Contents


| 1 | Features 1 | 8 | Device and Documentation Support | 6 |
|---|--|---|---|-----|
| 2 | Applications 1 | | 8.1 Receiving Notification of Documentation Updates | s 6 |
| 3 | Description 1 | | 8.2 Community Resources | 6 |
| | Revision History2 | | 8.3 Trademarks | 6 |
| | Pin Configuration and Functions3 | | 8.4 Electrostatic Discharge Caution | 6 |
| | Specifications | | 8.5 Glossary | 6 |
| • | 6.1 Absolute Maximum Ratings | ^ | Mechanical, Packaging, and Orderable Information | - |
| | 6.2 ESD Ratings 4 | | | |
| | 6.3 Recommended Operating Conditions 4 | | 9.1 Mechanical Drawing | |
| 7 | Application Schematic 5 | | 9.2 Recommended PCB Land Pattern | |
| | | | | |

4 Revision History

| Cł | hanges from Original (March 2017) to Revision A | Page |
|----|---|------|
| • | Updated Mechanical Drawing section | 7 |



5 Pin Configuration and Functions



Pin Functions

| PII | N | DECORIDATION | | | | | | |
|-----------|-----|---|--|--|--|--|--|--|
| NAME | NO. | DESCRIPTION | | | | | | |
| REFIN | 1 | External reference voltage input for current sensing amplifier. | | | | | | |
| IOUT | 2 | Output of current sensing amplifier. V(IOUT) – V(REFIN) is proportional to the phase current. | | | | | | |
| LSET | 3 | A resistor from this pin to PGND pin sets the inductor value for the internal current sensing circuitry. | | | | | | |
| VDD | 4 | Supply voltage for gate drivers and internal circuitry. | | | | | | |
| VOS | 5 | Output voltage sensing pin for the internal current sensing circuitry. | | | | | | |
| SW | 6 | Phase node connecting the HS MOSFET source and LS MOSFET drain – pin connection to the output inductor. | | | | | | |
| VIN | 7 | Input voltage pin. Connect input capacitors close to this pin. | | | | | | |
| BOOTR | 8 | Return path for HS gate driver. It is connected to VSW internally. | | | | | | |
| воот | 9 | Bootstrap capacitor connection. Connect a minimum 0.1-µF, 16-V, X5R ceramic cap from BOOT to BOOTR pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated. | | | | | | |
| PWM | 10 | Tri-state input from external controller. Logic low sets control FET gate low and sync FET gate high. Logic high sets control FET gate high and sync FET gate low. Both MOSFET gates are set low if PWM stays in Hi-Z for greater than the tri-state shutdown hold-off time (t _{3HT}). | | | | | | |
| EN/FCCM | 11 | This dual function pin either enables the diode emulation function or can be used as a simple enable for the device. When this pin is driven into the tri-state window and held there for more than the tri-state holdoff time, Diode Emulation Mode (DEM) is enabled for sync FET. When the pin is high, device operates in Forced Continuous Conduction Mode (FCCM). When the pin is low, both FETs are held off. An internal resistor pulls this pin low if left floating. | | | | | | |
| TAO/FAULT | 12 | Temperature Amplifier Output. Reports a voltage proportional to the IC temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown, LSOC, or HSS detection circuit is tripped. | | | | | | |
| PGND | 13 | Power ground. | | | | | | |

Copyright © 2017–2018, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

 $T_{\Delta} = 25^{\circ}C$ (unless otherwise stated)⁽¹⁾

| | MIN | MAX | UNIT |
|--|-------------|-----------------------|------|
| V _{IN} to P _{GND} | -0.3 | 20 | V |
| V _{IN} to V _{SW} | -0.3 | 20 | V |
| V _{IN} to V _{SW} (10 ns) | | 23 | V |
| V _{SW} to P _{GND} | -0.3 | 20 | V |
| V _{SW} to P _{GND} (10 ns) | - 7 | 23 | V |
| V _{DD} to P _{GND} | -0.3 | 7 | V |
| EN/FCCM, TAO/FLT, LSET to P _{GND} (2) | -0.3 | $V_{DD} + 0.3$ | V |
| IOUT, VOS, PWM to P _{GND} | -0.3 | 7 | V |
| REFIN | -0.3 | 3.6 | V |
| BOOT to BOOTR ⁽²⁾ | -0.3 | V _{DD} + 0.3 | V |
| BOOT to P _{GND} | -0.3 | 30 | V |
| Operating junction temperature | - 55 | 150 | °C |
| Storage temperature | -55 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--|-------------------------|----------------------------|-------|------|
| V _(ESD) Electrostatic discharge | Floatroatatia diasharas | Human-body model (HBM) | ±2000 | \/ |
| | Electrostatic discharge | Charged-device model (CDM) | ±500 | V |

6.3 Recommended Operating Conditions

 $T_A = 25$ °C (unless otherwise stated)

| | PARAMETER | CONDITIONS | MIN | MAX | UNIT |
|---------------------|------------------------------------|---|-----|-----------------------|------|
| V_{DD} | Driver supply voltage | | 4.5 | 5.5 | V |
| V_{IN} | Input supply voltage (1) | | 4.5 | 16 | V |
| V _{OUT} | Output voltage | | | 5.5 | V |
| PWM | PWM to P _{GND} | | | V _{DD} + 0.3 | V |
| I _{OUT} | Continuous output current | $V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.2 \text{ V},$ $f_{SW} = 500 \text{ kHz}^{(2)}$ | | 75 | Α |
| I _{OUT-PK} | Peak output current ⁽³⁾ | $f_{SW} = 500 \text{ kHz}^{(2)}$ | | 105 | Α |
| $f_{\sf SW}$ | Switching frequency | $C_{BST} = 0.1 \mu F \text{ (min)}, V_{OUT} = 2.5 \text{ V (max)}$ | | 1250 | kHz |
| | On-time duty cycle | f_{SW} = 1 MHz | | 85% | |
| | Minimum PWM on-time | | 20 | | ns |
| | Operating junction temperature | | -40 | 125 | °C |

⁽¹⁾ Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.

⁽²⁾ Should not exceed 7 V.

⁽²⁾ Measurement made with six 10-µF (TDK C3216X7R1C106KT or equivalent) ceramic capacitors across V_{IN} to P_{GND} pins.

⁽³⁾ System conditions as defined in Note 2. Peak output current is applied for $t_p = 50 \mu s$.



7 Application Schematic




Figure 1. Application Schematic

Note: The schematic in Figure 1 is a conceptual drawing only. Actual designs may require additional components not shown.



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


9.1 Mechanical Drawing



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Exposed tie bar features may vary.




9.2 Recommended PCB Land Pattern



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is designed to be soldered to thermal pads on the board. For more information, see *QFN/SON PCB Attachment* (SLUA271).
- 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



9.3 Recommended Stencil Opening



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

Copyright © 2017–2018, Texas Instruments Incorporated

www.ti.com 18-Jul-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|----------------------|-----------------------|-------------|---------------|---------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| CSD95490Q5MC | NRND | Production | VSON-CLIP (DMC) 12 | 2500 LARGE T&R | ROHS Exempt | SN | Level-2-260C-1 YEAR | -55 to 150 | 95490MC |
| CSD95490Q5MC.B | NRND | Production | VSON-CLIP (DMC) 12 | 2500 LARGE T&R | - | Call TI | Call TI | -55 to 150 | |
| CSD95490Q5MCT | NRND | Production | VSON-CLIP (DMC) 12 | 250 SMALL T&R | ROHS Exempt | SN | Level-2-260C-1 YEAR | -55 to 150 | 95490MC |
| CSD95490Q5MCT.B | NRND | Production | VSON-CLIP (DMC) 12 | 250 SMALL T&R | - | Call TI | Call TI | -55 to 150 | |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | ` , | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|-----|------------|------------|------------|-----------|------------------|
| CSD95490Q5MC | VSON- CLIP | DMC | 12 | 2500 | 330.0 | 12.4 | 5.3 | 6.3 | 1.2 | 8.0 | 12.0 | Q1 |
| CSD95490Q5MCT | VSON- CLIP | DMC | 12 | 250 | 180.0 | 12.4 | 5.3 | 6.3 | 1.2 | 8.0 | 12.0 | Q1 |

www.ti.com 24-Apr-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CSD95490Q5MC | VSON-CLIP | DMC | 12 | 2500 | 367.0 | 367.0 | 38.0 |
| CSD95490Q5MCT | VSON-CLIP | DMC | 12 | 250 | 213.0 | 191.0 | 35.0 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated