





Support & Community Design



CSD87313DMS

Reference

SLPS642 - APRIL 2017

CSD87313DMS 30-V Dual N-Channel NexFET[™] Power MOSFETs

1 Features


- Low-Source-to-Source On Resistance
- **Dual Common Drain N-Channel MOSFETs**
- Optimized for 5-V Gate Drive
- Low Q_q and Q_{qd}
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS** Compliant
- Halogen Free
- SON 3.3-mm × 3.3-mm Plastic Package

Applications 2


- USB Type-C[™] and Power Delivery (PD) VBus Protection
- **Battery Protection**
- Load Switch

3 Description

The CSD87313DMS is a 30-V common drain, dual Nchannel device designed for USB Type-C/PD and battery protection. This SON 3.3-mm x 3.3-mm device has low-source-to-source on resistance that minimizes losses and offers low-component count for space constrained applications.



R_{S1S2(ON)} vs V_{GS}



Product Summary

	,							
T _A = 25°C	;	VALUE	UNIT					
V _{S1S2}	Source1-to-Source2 Voltage	Source2 Voltage 30						
Qg	Gate Charge Total (4.5 V)	28	nC					
Q _{gd}	Gate Charge Gate-to-Drain	6.0		nC				
Р	Max Source1-to-Source2 On	V _{GS} = 2.5 V 9.6		mΩ				
R _{S1S2(on)}	Resistance	V _{GS} = 4.5 V	5.5	11175				
V _{GS(th)}	Threshold Voltage	0.9	V					

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD87313DMS	2500	13-Inch Reel	SON	Таре
CSD87313DMST	250	7-Inch Reel	3.30-mm × 3.30-mm Plastic Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C unless otherwise stated	VALUE	UNIT					
V _{S1S2}	Source1-to-Source2 Voltage	30	V					
V _{GS}	Gate-to-Source Voltage ⁽¹⁾	±10	V					
I _{S1S2}	Continuous Source Current ⁽²⁾ 17							
I _{SM}	Pulsed Source Current, $T_A = 25^{\circ}C^{(2)(3)}$	120	А					
D	Power Dissipation ⁽²⁾	2.7	W					
P _D	Power Dissipation ⁽⁴⁾	1	vv					
T _{J,} T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C					
E _{AS}	Avalanche Energy, Single Pulse, I _D = 37 A, L = 0.1 mH, R _G = 25 Ω	67	mJ					

- (1) V_{G1S1} should not exceed ±10 V and V_{G2S2} should not exceed ±10 V.
- (2) Typical $R_{\theta JA} = 45^{\circ}C/W$ when mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4 PCB.
- (3) Duty cycle \leq 2%, pulse duration \leq 300 µs.
- (4) Typical $R_{\theta JA} = 125^{\circ}C/W$ on a minimum 2-oz Cu pad.






Table of Contents

1	Features 1
2	Applications 1
3	Description 1
4	Revision History 2
5	Specifications
	5.1 Electrical Characteristics
	5.2 Thermal Information 3
	5.3 Typical MOSFET Characteristics 4
6	Device and Documentation Support

	6.1	Receiving Notification of Documentation Updates	. 8
	6.2	Community Resources	. 8
	6.3	Trademarks	. 8
	6.4	Electrostatic Discharge Caution	. 8
	6.5	Glossary	. 8
7		hanical, Packaging, and Orderable rmation	9
	7.1	DMS Package Dimensions	. 9
	7.2	Recommended PCB Pattern	10
	7.3	Recommended Stencil Opening	11

4 Revision History

DATE	REVISION	NOTES
April 2017	*	Initial release.

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC C	HARACTERISTICS	· · · · ·				
I _{S1S2}	Source1-to-Source2 leakage current	$V_{G1S1} = 0 V, V_{G2S2} = 0 V, V_{S1S2} = 24 V$			1	μA
I _{GSS}	Gate-to-source leakage current	V _{S1S2} = 0 V, V _{GS} = 10 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{S1S2} = V _{GS} , I _{S1S2} = 250 μA	0.6	0.9	1.2	V
D	Source1 to Source2 on registeres	V _{GS} = 2.5 V, I _{S1S2} = 20 A		6.7	9.6	
R _{S1S2(on)}	Source1-to-Source2 on resistance	V _{GS} = 4.5 V, I _{S1S2} = 23 A		4.6	5.5	mΩ
9 _{fs}	Transconductance	V _{S1S2} = 3 V, I _{S1S2} = 23 A		149		S
DYNAMIC	CHARACTERISTICS ⁽¹⁾				ŧ	
C _{ISS}	Input capacitance			3300	4290	pF
C _{OSS}	Output capacitance	V _{GS} = 0 V, V _{S1S2} = 15 V, <i>f</i> = 1 MHz		281	365	pF
C _{RSS}	Reverse transfer capacitance			154	200	pF
Qg	Gate charge total (4.5 V)			28		nC
Q _{gd}	Gate charge gate-to-drain	$V_{S1S2} = 15 \text{ V}, I_{S1S2} = 23 \text{ A}$ $V_{G1S1} = 4.5 \text{ V}, V_{G2S2} = 0 \text{ V}$		6.0		nC
Q _{gs}	Gate charge gate-to-source	G1S1 - 4.0 V, VG2S2 - 0 V		6.3		nC
Q _{g(th)}	Gate charge at V _{th}			3.2		nC
t _{d(on)}	Turnon delay time			9		ns
t _r	Rise time	V _{S1S2} = 15 V, I _{S1S2} = 23 A		27		ns
t _{d(off)}	Turnoff delay time	$V_{GS} = 4.5 \text{ V}, \text{ R}_{GEN} = 0 \Omega$		41		ns
t _f	Fall time			13		ns
DIODE CH	IARACTERISTICS	·				
I _{fss}	Maximum continuous Source1-to-Source2 diode forward current ⁽²⁾	V _{G1S1} = 0 V, V _{G2S2} = 4.5 V			2	А
V _{fss}	Source1-to-Source2 diode forward voltage	V _{G1S1} = 0 V, V _{G2S2} = 4.5 V, I _{fss} = 23 A		0.8	1.0	V

(1) Dynamic characteristic measurements are for a single FET.

(2) Typical $R_{\theta JA} = 125^{\circ}C/W$ on a minimum 2-oz Cu pad.


5.2 Thermal Information


 $T_A = 25^{\circ}C$ (unless otherwise stated)


	THERMAL METRIC		UNIT
R_{\thetaJA}	Junction-to-case thermal resistance ⁽¹⁾	125	°C/W
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾	45	°C/W

(1) Device mounted on minimum 2-oz (0.071-mm) thick Cu.

(2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.








 $R_{\theta JA} = 125^{\circ}C/W$ when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.



Copyright © 2017, Texas Instruments Incorporated

5.3 Typical MOSFET Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)





www.ti.com



Typical MOSFET Characteristics (continued)


120 100 $T_C = 150^{\circ}C$ $T_C = -55^{\circ}C$ Is182 - Source1-to-Source2 Current (A) 108 $T_C = 25^{\circ}C$ $T_C = 25^{\circ}C$ I_{fss} - Source-to-Drain Current (A) 10 $T_{C} = -55^{\circ}C$ $T_{C} = 125^{\circ}C$ 96 84 1 72 60 0.1 48 0.01 36 24 0.001 12 0.0001 0 0.5 0.75 1 25 1.5 1.75 2 25 25 0 0.2 04 0.6 0.8 12 2 1 1 V_{GS} - Gate-to-Source Voltage (V) $V_{f_{SS}}$ - Source-to-Drain Voltage (V) D007 $V_{S1S2} = 5 V$ **Figure 7. Transfer Characteristics** Figure 8. Typical Diode Forward Voltage 10000 8 V_{GS1S2} - Gate-to-Source Voltage (V) 7 6 C - Capacitance (pF) 1000 5 4 3 100 2 $\begin{array}{l} C_{iss} = C_{gd} + C_{gs} \\ C_{oss} = C_{ds} + C_{gd} \end{array}$ Cqc $C_{rss} = C_{gd}$ 10 0 0 5 10 15 20 25 30 35 40 45 50 0 5 10 15 20 25 30 Qg - Gate Charge (nC) V_{S1S2} -Source1-to-Source2 Voltage (V) D010 D010 $I_D = 23 A$ V_{S1S2} = 15 V Figure 10. Capacitance Figure 9. Gate Charge 200 100 10000 I_{S1S2} - Source1-to-Source2 Current (A) P_(PK) - Peak Transient Power (W) 1000 10 100 1 10 0.1 10 ms DC 0.01 10 s 1 ms 100 µs 1 s 100 ms 0.001 0.1 0.0001 0.001 0.1 0.01 0.1 10 100 0.01 10 100 1000 V_{S1S2} - Source1-to-Source2 Voltage (V) tp - Pulse Duration (s) D010 D013 $R_{\theta JA} = 125 \text{ °C/W}, T_A = 25 \text{ °C}$ Single pulse, $R_{\theta JA} = 125^{\circ}C/W$ Figure 11. Maximum Safe Operating Area Figure 12. Single Pulse Maximum Power Dissipation


 $T_A = 25^{\circ}C$ (unless otherwise stated)



CSD87313DMS SLPS642 – APRIL 2017

Typical MOSFET Characteristics (continued)








Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise stated)



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. USB Type-C is a trademark of USB Implementers Forum. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 DMS Package Dimensions




4222980/A 05/2016

- (1) All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- (2) This drawing is subject to change without notice.
- (3) The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

Table 1. Fill Configuration Table							
POSITION DESIGNATION POSITION DESIGNATION							
1	Gate 1	5	Source 2				
2	Drain	6	Source 2				
3	Drain	7	Source 1				
4	Gate 2	8	Source 1				



7.2 Recommended PCB Pattern




4222980/A 05/2016

- This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB Attachment (SLUA271).
- (2) Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



7.3 Recommended Stencil Opening



(1) Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD87313DMS	Active	Production	WSON (DMS) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	CSD87313
CSD87313DMS.B	Active	Production	WSON (DMS) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	CSD87313
CSD87313DMST	Active	Production	WSON (DMS) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD87313
CSD87313DMST.B	Active	Production	WSON (DMS) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD87313

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87313DMST	WSON	DMS	8	250	178.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD87313DMST	WSON	DMS	8	250	180.0	180.0	79.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated