



Sample &

Buy



CSD75207W15

SLPS418A - JUNE 2013-REVISED JUNE 2014

# CSD75207W15 Dual P-Channel NexFET™ Power MOSFET

Technical

Documents

# 1 Features

- Dual P-Channel MOSFETs
- Common Source Configuration
- Small Footprint 1.5-mm × 1.5-mm
- Gate-Source Voltage Clamp
- Gate ESD Protection >4 kV
  - HBM JEDEC standard JESD22-A114
- Pb and Halogen Free
- RoHS Compliant


# 2 Applications

- Battery Management
- Battery Protection
- Load and Input Switching

# 3 Description

The CSD75207W15 device is designed to deliver the lowest on-resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. Low on-resistance coupled with the small footprint and low profile make the device ideal for battery-operated space-constrained applications. The device has also been awarded with U.S. patents 7952145, 7420247, 7235845, and 6600182.





### **Product Summary**

Support &

Community

**.**...

Tools &

Software

T <sub>A</sub> = 25°C	;	TYPICAL VA	UNIT	
V <sub>D1D2</sub>	Drain-to-Drain Voltage	-20		
Qg	Gate Charge Total (-4.5 V)	2.9	nC	
Q <sub>gd</sub>	Gate Charge Gate to Drain	0.4	nC	
R <sub>D1D2(on)</sub>		$V_{GS} = -1.8 V$	119	mΩ
	Drain-to-Drain On Resistance	$V_{GS} = -2.5 V$	64	mΩ
		V <sub>GS</sub> = -4.5 V 45		mΩ
V <sub>GS(th)</sub>	Threshold Voltage -0.8			V

### Ordering Information<sup>(1)</sup>

Device	Package	Media	Qty	Ship			
CSD75207W15	1.5-mm × 1.5-mm Wafer Level Package	7-Inch Reel	3000	Tape and Reel			


(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Absolute Maximum Ratings

T <sub>A</sub> = 2	5°C	VALUE	UNIT
$V_{D1D2}$	Drain-to-Drain Voltage	-20	V
$V_{\text{GS}}$	Gate-to-Source Voltage	-6.0	V
	Continuous Drain to Drain Current <sup>(1) (2)</sup>	-3.9	А
I <sub>D1D2</sub>	Pulsed Drain to Drain Current, T <sub>C</sub> = 25°C <sup>(3)</sup>	-24	А
	Continuous Source Pin Current	-1.2	А
Is	Pulsed Source Pin Current <sup>(3)</sup>	-15	А
	Continuous Gate Clamp Current	-0.5	А
I <sub>G</sub>	Pulsed Gate Clamp Current <sup>(3)</sup>	-7	А
PD	Power Dissipation <sup>(1)</sup>	0.7	W
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C

(1) Per device, both sides in conduction

- (2) Device operating at a temperature of 105°C
- (3) Pulse duration 10  $\mu$ s, duty cycle ≤2%



# $R_{D1D2(on)} vs V_{GS}$

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

# **Table of Contents**

6 Device and Documentation Support......7 Features ..... 1 Applications ..... 1 Electrostatic Discharge Caution ...... 7 6.2 Description ..... 1 6.3 Glossary ...... 7 Revision History..... 2 7 Mechanical, Packaging, and Orderable Information ...... 8 Electrical Characteristics...... 3 CSD75207W15 Package Dimensions ...... 8 7.1 5.2 Thermal Information ...... 3 Recommended PCB Land Pattern...... 9 7.2 5.3 Typical MOSFET Characteristics ...... 4 7.3 

#### **Revision History** 4

1

2

3

4

5

5.1

Changes from Original (June 2013) to Revision A				
•	Increased continuous drain to drain current to 3.9 A	1		
•	Updated the continuous drain to drain current conditions to specify a temperature of 105°C			

www.ti.com



# CSD75207W15 SLPS418A – JUNE 2013–REVISED JUNE 2014

# **5** Specifications

# 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ . Specifications and graphs are Per MOSFET unless otherwise stated. Drain to Drain measurements are done with both MOSFETs in series (common source configuration.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC C	HARACTERISTICS					
BV <sub>D1D2</sub>	Drain-to-Drain Voltage	V <sub>GS</sub> = 0 V, I <sub>D1D2</sub> = -250 μA	-20			V
BV <sub>GSS</sub>	Gate-to-Source Voltage	V <sub>D1D2</sub> = 0 V, I <sub>G</sub> = -250 μA	-6			V
I <sub>DDS</sub>	Drain-to-Drain Leakage Current	V <sub>GS</sub> = 0 V, V <sub>D1D2</sub> = -16 V			-1	μA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>D1D2</sub> = 0 V, V <sub>GS</sub> = -6 V			-100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{D1D2} = V_{GS}, I_{DS} = -250 \ \mu A$	-0.6	-0.8	-1.1	V
		$V_{GS} = -1.8 \text{ V}, I_{D1D2} = -1 \text{ A}$		119	162	mΩ
R <sub>D1D2(on)</sub>	Drain-to-Drain On-Resistance	$V_{GS} = -2.5 \text{ V}, \text{ I}_{D1D2} = -1 \text{ A}$		64	77	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D1D2} = -1 \text{ A}$		45	54	mΩ
9 <sub>fs</sub>	Transconductance	$V_{D1D2} = -10 V, I_{D1D2} = -1 A$		6.2		S
DYNAMIC	CHARACTERISTICS					
C <sub>ISS</sub>	Input Capacitance			458	595	pF
C <sub>OSS</sub>	Output Capacitance	$V_{GS} = 0 V, V_{D1D2} = -10 V,$ f = 1 MHz		225	293	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	J = 1 10112		10.4	13.5	pF
R <sub>g</sub>	Series Gate Resistance			27		Ω
Qg	Gate Charge Total (-4.5 V)			2.9	3.7	nC
Q <sub>gd</sub>	Gate Charge – Gate to Drain	$V_{D1D2} = -10 V,$		0.4		nC
Q <sub>gs</sub>	Gate Charge – Gate to Source	$I_{D1D2} = -1 A$		0.7		nC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			0.4		nC
Q <sub>OSS</sub>	Output Charge	$V_{D1D2} = -9.5 V, V_{GS} = 0 V$		3.1		nC
t <sub>d(on)</sub>	Turn On Delay Time			12.8		ns
t <sub>r</sub>	Rise Time	$V_{D1D2} = -10 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V},$		8.6		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{D1D2} = -1 \text{ A}, \text{ R}_{\text{G}} = 30 \Omega$		32.1		ns
t <sub>f</sub>	Fall Time			16.0		ns
DIODE CH	IARACTERISTICS					
V <sub>SD</sub>	Diode Forward Voltage	I <sub>D1D2</sub> = -1 A, V <sub>GS</sub> = 0 V		-0.8	-1	V
Q <sub>rr</sub>	Reverse Recovery Charge	$V_{dd} = -10 \text{ V}, \text{ I}_{\text{F}} = -1 \text{ A}, \text{ di/dt} = 200 \text{ A/}\mu\text{s}$		10.5		nC
t <sub>rr</sub>	Reverse Recovery Time	$V_{dd} = -10 \text{ V}, \text{ I}_{\text{F}} = -1 \text{ A}, \text{ di/dt} = 200 \text{ A/}\mu\text{s}$		23		ns

# 5.2 Thermal Information

### $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

		THERMAL METRIC	TYPICAL VALUE	UNIT
	D	Junction-to-Ambient Thermal Resistance <sup>(1)</sup> <sup>(2)</sup>	70	°C/W
R <sub>θJA</sub>	κ <sub>θJA</sub>	Junction-to-Ambient Thermal Resistance (3) (2)	165	

(1) Device mounted on FR4 material with Minimum Cu mounting area.


(2) Measured with both devices biased in a parallel condition.

(3) Device mounted on FR4 material with 1-inch<sup>2</sup> of Cu (2 oz).

### CSD75207W15 SLPS418A – JUNE 2013 – REVISED JUNE 2014




www.ti.com



# 5.3 Typical MOSFET Characteristics


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 






# **Typical MOSFET Characteristics (continued)**


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 





# **Typical MOSFET Characteristics (continued)**







# 6 Device and Documentation Support

# 6.1 Trademarks

NexFET is a trademark of Texas Instruments.

# 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 6.3 Glossary

## SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Submit Documentation Feedback

8

# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# 7.1 CSD75207W15 Package Dimensions



NOTE: All dimensions are in mm (unless otherwise specified)

Pinout


POSITION	DESIGNATION
A1	Gate1
A2, A3, B3	Drain1
C1	Gate2
C2, C3, B2	Drain2
B1	Source Sense



M0171-01





# 7.2 Recommended PCB Land Pattern




NOTE: All dimensions are in mm (unless otherwise specified).

# 7.3 Tape and Reel Information







M0173-01

NOTE: All dimensions are in mm (unless otherwise specified).



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD75207W15	Active	Production	DSBGA (YZF)   9	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75207
CSD75207W15.B	Active	Production	DSBGA (YZF)   9	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75207

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated