



Support &

CSD25501F3

SLPS692C - OCTOBER 2017 - REVISED JUNE 2024

## CSD25501F3 –20V P-Channel FemtoFET<sup>™</sup> MOSFET

### 1 Features

Texas

- Low on-resistance
- Ultra-low Q<sub>g</sub> and Q<sub>gd</sub>

Instruments


- Ultra-small footprint
  - 0.7mm × 0.6mm
- Low profile
  - 0.22mm max height
- Integrated ESD protection diode
- Lead and halogen free
- RoHS compliant

#### 2 Applications

- · Optimized for load switch applications
- · Battery applications
- · Handheld and mobile applications

### **3 Description**

This –20V, 64m $\Omega$ , P-Channel FemtoFET<sup> $^{\rm M}$ </sup> MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing a substantial reduction in footprint size. The integrated 10k $\Omega$  clamp resistor (R<sub>C</sub>) allows the gate voltage (V<sub>GS</sub>) to be operated above the maximum internal gate oxide value of –6V, depending on duty cycle. The gate leakage (I<sub>GSS</sub>) through the diode increases as V<sub>GS</sub> is increased above –6V.



#### **Product Summary**

T <sub>A</sub> = 25°	<b>2</b> °	TYPICAL VA	TYPICAL VALUE		
V <sub>DS</sub>	Drain-to-Source Voltage	-20	-20		
Qg	Gate Charge Total (-4.5V)	1.02	1.02		
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	0.09	0.09		
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = -1.8V	120		
		V <sub>GS</sub> = -2.5V	86	mΩ	
		V <sub>GS</sub> = -4.5V	64		
V <sub>GS(th)</sub>	Threshold Voltage	-0.75	-0.75		

#### **Device Information**

DEVICE <sup>(1)</sup>	QTY	MEDIA	PACKAGE	SHIP
CSD25501F3	3000		Femto	Tape
CSD25501F3T	250	7 Inch Reel	0.73mm × 0.64mm Land Grid Array (LGA)	and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 25	°C (unless otherwise stated)	VALUE	UNIT	
V <sub>DS</sub>	Drain-to-Source Voltage	-20	V	
V <sub>GS</sub>	Gate-to-Source Voltage	-20	V	
I <sub>D</sub>	Continuous Drain Current <sup>(1)</sup>	-3.6	А	
I <sub>DM</sub>	Pulsed Drain Current <sup>(1) (2)</sup>	-13.6	А	
PD	Power Dissipation <sup>(1)</sup>	500	mW	
V	Human Body Model (HBM)	4000	V	
V <sub>(ESD)</sub>	Charged Device Model (CDM)	2000	v	
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction, Storage Temperature	–55 to 150	°C	

(1) Typical  $R_{0JA} = 255^{\circ}$ C/W mounted on FR4 material with minimum Cu mounting area.

(2) Pulse duration  $\leq 100\mu s$ , duty cycle  $\leq 1\%$ .



TOP VIE



## **Table of Contents**

1 Features1	5.1 Receiving Notification of Documentation Updates6
2 Applications1	5.2 Support Resources6
3 Description1	5.3 Trademarks6
4 Specifications	5.4 Electrostatic Discharge Caution6
4.1 Electrical Characteristics	5.5 Glossary6
4.2 Thermal Information3	6 Revision History
4.3 Typical MOSFET Characteristics4	7 Mechanical, Packaging, and Orderable Information7
5 Device and Documentation Support6	



## **4** Specifications

### 4.1 Electrical Characteristics

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS	· · · · · ·				
BV <sub>DSS</sub>	Drain-to-source voltage	$V_{GS} = 0V, I_{DS} = -250\mu A$	-20			V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -16V			-50	nA
		$V_{DS} = 0V, V_{GS} = -6V$			-50	nA
I <sub>GSS</sub>	Gate-to-source leakage current	$V_{DS} = 0V, V_{GS} = -16V$			-1	mA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$ , $I_{DS} = -250 \mu A$	-0.45	-0.75	-1.05	V
		V <sub>GS</sub> = -1.8V, I <sub>DS</sub> = -0.1A		120	260	
R <sub>DS(on)</sub>	Drain-to-source on-resistance	$V_{GS} = -2.5V, I_{DS} = -0.4A$		86	125	mΩ
		$V_{GS} = -4.5V, I_{DS} = -0.4A$		64	76	
9 <sub>fs</sub>	Transconductance	$V_{DS} = -2V, I_{DS} = -0.4A$		3.4		S
DYNAMI	C CHARACTERISTICS					
C <sub>iss</sub>	Input capacitance			295	385	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0V, V_{DS} = -10V,$ f = 100kHz		70	91	pF
C <sub>rss</sub>	Reverse transfer capacitance	J 1000012		4.1	5.3	pF
R <sub>G</sub>	Series gate resistance			33		Ω
R <sub>C</sub>	Series clamp resistance			10,000		Ω
Qg	Gate charge total (–4.5 V)			1.02	1.33	nC
Q <sub>gd</sub>	Gate charge gate-to-drain			0.09		nC
Q <sub>gs</sub>	Gate charge gate-to-source	$V_{DS} = -10V, I_{DS} = -0.4A$		0.45		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>		0.36			nC
Q <sub>oss</sub>	Output charge	$V_{DS} = -10V, V_{GS} = 0V$		1.8		nC
t <sub>d(on)</sub>	Turnon delay time			474		ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = -10V, V <sub>GS</sub> = -4.5V,		428		ns
t <sub>d(off)</sub>	Turnoff delay time	$I_{DS} = -0.4A, R_G = 0\Omega$		1154		ns
t <sub>f</sub>	Fall time	945			ns	
DIODE C	CHARACTERISTICS	· · ·			I	
V <sub>SD</sub>	Diode forward voltage	$I_{SD} = -0.4A, V_{GS} = 0V$		-0.73	-0.95	V
Q <sub>rr</sub>	Reverse recovery charge			3.0		nC
t <sub>rr</sub>	Reverse recovery time	V <sub>DS</sub> = -10V, I <sub>F</sub> = -0.4A, di/dt = 200A/μs		7.4		ns

## 4.2 Thermal Information

 $T_A = 25^{\circ}C$  (unless otherwise stated)

		THERMAL METRIC	TYPICAL VALUES	UNIT
		Junction-to-ambient thermal resistance <sup>(1)</sup>	90	°C/W
R <sub>θJA</sub>	RθJA	Junction-to-ambient thermal resistance <sup>(2)</sup>	255	°C/W


(1) Device mounted on FR4 material with  $1in^2$  (6.45cm<sup>2</sup>), 2oz (0.071mm) thick Cu.

(2) Device mounted on FR4 material with minimum Cu mounting area.




### 4.3 Typical MOSFET Characteristics

T<sub>A</sub> = 25°C (unless otherwise stated)










### 4.3 Typical MOSFET Characteristics (continued)

T<sub>A</sub> = 25°C (unless otherwise stated)





### **5 Device and Documentation Support**

#### **5.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **5.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 5.3 Trademarks

FemtoFET<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 5.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 5.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (October 2021) to Revision C (June 2024)

Page



### 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### Table 7-1. Pin Configuration

POSITION	DESIGNATION
Pin 1	Gate
Pin 2	Source
Pin 3	Drain



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier		Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)		(5)		(6)
CSD25501F3	Active	Production	PICOSTAR (YJN)   3	3000   LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	V
CSD25501F3.B	Active	Production	PICOSTAR (YJN)   3	3000   LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	V
CSD25501F3T	Active	Production	PICOSTAR (YJN)   3	250   SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	V
CSD25501F3T.B	Active	Production	PICOSTAR (YJN)   3	250   SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	V

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# **YJN0003A**



## **PACKAGE OUTLINE**

## PicoStar<sup>™</sup> - 0.22 mm max height

PicoStar ™



NOTES:

PicoStar is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M 2. This drawing is subject to change without notice.
- This block is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device datasheet or contact a local TI representative.




# YJN0003A

# **EXAMPLE BOARD LAYOUT**

## PicoStar<sup>™</sup> - 0.22 mm max height

PicoStar™



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# YJN0003A

# **EXAMPLE STENCIL DESIGN**

## PicoStar<sup>™</sup> - 0.22 mm max height

PicoStar™



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated