





CSD25485F5

SLPS606B - AUGUST 2016 - REVISED FEBRUARY 2022

CSD25485F5 -20-V P-Channel FemtoFET™ MOSFET

1 Features

- Low-on resistance
- Low Q_a and Q_{ad}
- Ultra-small footprint
 - 1.53 mm × 0.77 mm
 - 0.50-mm pad pitch
- · Low profile
 - 0.36-mm height
- Integrated ESD protection diode
 - Rated > 4-kV HBM
 - Rated > 2-kV CDM
- Lead and halogen free
- RoHS compliant

2 Applications

- Optimized for industrial load switch applications
- Optimized for general purpose switching applications

3 Description

This 29.7-m Ω , –20-V, P-Channel FemtoFET™ MOSFET technology is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing a significant reduction in footprint size.




Figure 3-1. Typical Part Dimensions

Product Summary

T _A = 25°	C	TYPICAL VA	UNIT		
V _{DS}	Drain-to-Source Voltage	-20		٧	
Qg	Gate Charge Total (-4.5 V)	2.7		nC	
Q _{gd}	Gate Charge Gate-to-Drain	e Charge Gate-to-Drain 0.56			
	Drain-to-Source On Resistance	V _{GS} = -1.8 V	89		
D		V _{GS} = -2.5 V	51	mΩ	
R _{DS(on)}	Dialii-to-Source Off Resistance	V _{GS} = -4.5 V	35	11122	
		V _{GS} = -8 V	29.7		
V _{GS(th)}	Threshold Voltage	-0.95		V	

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD25485F5	3000		Femto	Таре
CSD25485F5T	250	7-Inch Reel	1.53-mm × 0.77-mm SMD Leadless	and Reel

For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 25	°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	-20	V
V _{GS}	Gate-to-Source Voltage	-12	V
	Continuous Drain Current ⁽¹⁾		Α
I _D	Continuous Drain Current ⁽²⁾	-5.3	^
I _{DM}	Pulsed Drain Current ⁽¹⁾ (3)	-31	Α
D.	Power Dissipation ⁽¹⁾	0.5	w
P _D	Power Dissipation ⁽²⁾	1.4	"
,,	Human-Body Model (HBM)	4000	V
V _(ESD)	Charged-Device Model (CDM)	2000	\ \
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C

- Min Cu, typical $R_{\theta JA} = 245$ °C/W.
- Max Cu, typical $R_{\theta,JA} = 90^{\circ}$ C/W. (2)
- Pulse duration ≤ 100 μs, duty cycle ≤ 1%. (3)




Figure 3-2. Top View



Table of Contents

1 Features	1 6 Device and Documentation Support
2 Applications	
3 Description	
4 Revision History	
5 Specifications	
5.1 Electrical Characteristics	3 7.2 Recommended Minimum PCB Layout
5.2 Thermal Information	
5.3 Typical MOSFET Characteristics	3
4 Revision History	
Changes from Revision A (January 2017) to Re	vision B (February 2022) Page
 Changed ultra-low profile bullet from 0.35 mm t 	o 0.36 mm in height 1
 Updated ultra-low profile image height from 0.3 	5 mm to 0.36 mm1
 Changed ultra-low profile image height from 0.3 	45 mm to 0.36 mm 7
 Added FemtoFET Surface Mount Guide note 	70 11111 to 0.00 111111

Changes from Revision * (August 2016) to Revision A (January 2017) Changed Min Cu R_{0JA} from 90°C

anges from Revision * (August 2016) to Revision A (January 2017)	Page
Changed Min Cu R _{0JA} from 90°C/W: to 245°C/W in Figure 5-11	3
Added Table 7-1 in the Mechanical Dimensions section	7

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS	·				
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = -250 \mu\text{A}$	-20			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = -16 V			-100	nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = -12 V			-25	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _{DS} = -250 μA	-0.7	-0.95	-1.3	V
		$V_{GS} = -1.8 \text{ V}, I_{DS} = -0.1 \text{ A}$		89	250	
В	Drain-to-source on resistance	$V_{GS} = -2.5 \text{ V}, I_{DS} = -0.9 \text{ A}$		51	70	m0
$R_{DS(on)}$	Drain-to-source on resistance	$V_{GS} = -4.5 \text{ V}, I_{DS} = -0.9 \text{ A}$		35	42	mΩ
		$V_{GS} = -8 \text{ V}, I_{DS} = -0.9 \text{ A}$		29.7	35	
g _{fs}	Transconductance	$V_{DS} = -2 \text{ V}, I_{DS} = -0.9 \text{ A}$		7		S
DYNAMI	IC CHARACTERISTICS	·				
C _{iss}	Input capacitance			410		pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V, } V_{DS} = -10 \text{ V,}$ f = 1 MHz		212	276	pF
C _{rss}	Reverse transfer capacitance	J2		17	23	pF
R_G	Series gate resistance			20		Ω
Qg	Gate charge total (–4.5 V)			2.7	3.5	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = -10 V, I _{DS} = -0.9 A		0.56		nC
Q _{gs}	Gate charge gate-to-source	V _{DS} = -10 V, I _{DS} = -0.9 A		0.67		nC
Q _{g(th)}	Gate charge at V _{th}			0.40		nC
Q _{oss}	Output charge	V _{DS} = -10 V, V _{GS} = 0 V		4.4		nC
t _{d(on)}	Turnon delay time			14		ns
t _r	Rise time	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		6		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = -0.9 \text{ A}, R_G = 2 \Omega$		27		ns
t _f	Fall time			14		ns
DIODE C	CHARACTERISTICS	•		-		
V_{SD}	Diode forward voltage	$I_{SD} = -0.9 \text{ A}, V_{GS} = 0 \text{ V}$		-0.75	-1	V

5.2 Thermal Information

T_A = 25°C (unless otherwise stated)

		THERMAL METRIC	MIN	TYP	MAX	UNIT
Ь	В	Junction-to-ambient thermal resistance ⁽¹⁾		90		°C/W
R _θ J	IA	Junction-to-ambient thermal resistance ⁽²⁾		245		C/VV


⁽¹⁾ Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


5.3 Typical MOSFET Characteristics


 $T_A = 25$ °C (unless otherwise stated)

⁽²⁾ Device mounted on FR4 material with minimum Cu mounting area.










Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated







Figure 5-6. Threshold Voltage vs Temperature

 $I_D = -250 \, \mu A$

Figure 5-7. On-State Resistance vs Gate-to-Source Voltage







Figure 5-8. Normalized On-State Resistance vs **Temperature**

Figure 5-9. Typical Diode Forward Voltage






Figure 5-11. Maximum Drain Current vs **Temperature**



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Trademarks


 $\text{FemtoFET}^{\scriptscriptstyle\mathsf{TM}} \text{ is a trademark of Texas Instruments}.$

All trademarks are the property of their respective owners.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions



4222132/A 06/2015

- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB-free solder land design.

Table 7-1. Pin Configuration


POSITION	DESIGNATION
Pin 1	Gate
Pin 2	Source
Pin 3	Drain

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).

7.3 Recommended Stencil Pattern



A. All dimensions are in millimeters.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD25485F5	Active	Production	PICOSTAR (YJK) 3	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	3H
CSD25485F5.B	Active	Production	PICOSTAR (YJK) 3	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	3H
CSD25485F5T	Active	Production	PICOSTAR (YJK) 3	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	3H
CSD25485F5T.B	Active	Production	PICOSTAR (YJK) 3	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	3H

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD25485F5	PICOSTAF	YJK	3	3000	180.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1
CSD25485F5T	PICOSTAF	YJK	3	250	180.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD25485F5	PICOSTAR	YJK	3	3000	182.0	182.0	20.0
CSD25485F5T	PICOSTAR	YJK	3	250	182.0	182.0	20.0



PicoStar™



NOTES:


PicoStar is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M

 2. This drawing is subject to change without notice.
- 3. This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device datasheet or contact a local TI representative.



PicoStar™




NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PicoStar™



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated