



Support & training



SLPS551B - MAY 2015 - REVISED FEBRUARY 2022

CSD25484F4 –20-V P-Channel FemtoFET[™] MOSFET

1 Features

- Low on-resistance
- Ultra-low Q_a and Q_{ad}
- Low-threshold voltage
- Ultra-small footprint (0402 case size) – 1.0 mm × 0.6 mm
- · Ultra-low profile
 - 0.2-mm height
- Integrated ESD protection diode
 - Rated > 4-kV HBM
 - Rated > 2-kV CDM
- Lead and halogen free
- **RoHS** compliant ٠

2 Applications

- Optimized for load switch applications
- Optimized for general purpose switching applications
- **Battery applications**
- Handheld and mobile applications

3 Description

This 80-mΩ, –20-V, P-Channel FemtoFET[™] MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.




Figure 3-1. Typical Package Dimensions

Product Summarv

· · · · · · · · · · · · · · · · · · ·							
T _A = 25°	c	TYPICAL VA	UNIT				
V _{DS}	Drain-to-source voltage	-20		V			
Qg	Gate charge total (-4.5 V)	1090		рС			
Q _{gd}	Gate charge gate-to-drain	150	рС				
		V _{GS} = -1.8 V	405				
D	Drain-to-source on-resistance	V _{GS} = -2.5 V	150				
R _{DS(on)}		V _{GS} = -4.5 V	93	mΩ			
		V _{GS} = -8.0 V	80	1			
V _{GS(th)}	Threshold voltage	-0.95	V				

Device Information

DEVICE	QTY	MEDIA	PACKAGE ⁽¹⁾	SHIP
CSD25484F4	3000		Femto (0402)	Tape
CSD25484F4T	250	7-Inch Reel	1.00-mm × 0.60-mm Land Grid Array (LGA)	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

	Absolute Maximum Ratings						
T _A = 25	°C	VALUE	UNIT				
V _{DS}	Drain-to-source voltage	-20	V				
V_{GS}	Gate-to-source voltage	-12	V				
I _D	Continuous drain current ⁽¹⁾ –2.5						
I _{DM}	Pulsed drain current ⁽¹⁾ ⁽²⁾	-22	A				
I _G	Continuous gate clamp current	-35	mA				
	Pulsed gate clamp current ⁽²⁾	-350	mA				
PD	Power dissipation ⁽¹⁾	500	mW				
V	Human-body model (HBM)	4	kV				
V _(ESD)	Charged-device model (CDM)	2	ĸν				
T _J , T _{stg}	Operating junction, storage temperature	–55 to 150	°C				

Absolute Maximum Ratings

Typical $R_{\theta JA}$ = 85°C/W on 1-in² (6.45-cm²), 2-oz (1) (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4 PCB.

Pulse duration $\leq 100 \ \mu s$, duty cycle $\leq 1\%$. (2)




Figure 3-2. Top View





Table of Contents

1 Features	.1
2 Applications	.1
3 Description	
4 Revision History	2
5 Specifications	
5.1 Electrical Characteristics	
5.2 Thermal Information	.3
5.3 Typical MOSFET Characteristics	.4
6 Device and Documentation Support	
6.1 Receiving Notification of Documentation Updates	

6.2 Support Resources	7
6.3 Trademarks	7
6.4 Electrostatic Discharge Caution	7
6.5 Glossary	7
Mechanical, Packaging, and Orderable Information.	8
7.1 Mechanical Dimensions	8
7.2 Recommended Minimum PCB Layout	9
7.3 Recommended Stencil Pattern	9
7.4 CSD68830F4 Embossed Carrier Tape Dimensions.	.10
-	

4 Revision History

Changes from Revision A (August 2017) to Revision B (February 2022)					
Added FemtoFET Surface Mount Guide note					
Changes from Revision * (May 2015) to Revision A (August 2017)	Page				
Added the Section 6.1 and the Section 6section.	7				
Updated the Section 7.2 and the Section 7.3 sections	8				



5 Specifications

5.1 Electrical Characteristics

T_A = 25°C (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS	· · ·			ľ	
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = -250 μA	-20			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = -16 V			-100	nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = -12 V			-50	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \ \mu A$	-0.7	-0.95	-1.2	V
		V _{GS} = -1.8 V, I _{DS} = -0.1 A		405	825	
-	Drain to course on registeres	$V_{GS} = -2.5 \text{ V}, \text{ I}_{DS} = -0.5 \text{ A}$		150	180	
R _{DS(on)}	Drain-to-source on-resistance	$V_{GS} = -4.5 \text{ V}, \text{ I}_{DS} = -0.5 \text{ A}$		93	109	mΩ
		V _{GS} = -8 V, I _{DS} = -0.5 A		80	94	
g _{fs}	Transconductance	V _{DS} = -10 V, I _{DS} = -0.5 A		3.5		S
DYNAM	IC CHARACTERISTICS	· · ·			ľ	
C _{iss}	Input capacitance			175	230	pF
C _{oss}	Output capacitance	$V_{GS} = 0 V, V_{DS} = -10 V,$ f = 1 MHz		78	102	pF
C _{rss}	Reverse transfer capacitance			5.5	7.2	pF
R _G	Series gate resistance			20		Ω
Qg	Gate charge total (–4.5 V)			1090	1415	рС
Q _{gd}	Gate charge gate-to-drain	V _{DS} = -10 V. I _{DS} = -0.5 A		150		рС
Q _{gs}	Gate charge gate-to-source	$V_{\rm DS} = -10$ V, $I_{\rm DS} = -0.5$ A		350		рС
Q _{g(th)}	Gate charge at V _{th}			210		рС
Q _{oss}	Output charge	V _{DS} = -10 V, V _{GS} = 0 V		1290		рС
t _{d(on)}	Turnon delay time			9.5		ns
t _r	Rise time	V _{DS} = -10 V, V _{GS} = -4.5 V,		5		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = -0.5 \text{ A}, \text{ R}_{G} = 10 \Omega$		18		ns
t _f	Fall Time			8.5		ns
DIODE O	CHARACTERISTICS	· · · ·			1	
V _{SD}	Diode forward voltage	I _{SD} = -0.5 A, V _{GS} = 0 V		-0.75		V
Q _{rr}	Reverse recovery charge			970		рС
t _{rr}	Reverse recovery time	−−−−− V _{DS} = −10 V, I _F = −0.5 A, di/dt = 100 A/µs		7.5		ns

5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)

		THERMAL METRIC	TYPICAL VALUES	UNIT
	5	Junction-to-ambient thermal resistance ⁽¹⁾	85	°C/W
Ľ	R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	245	C/ VV

Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.
Device mounted on FR4 material with minimum Cu mounting area.



5.3 Typical MOSFET Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)






Figure 5-1. Transient Thermal Impedance




CSD25484F4 SLPS551B – MAY 2015 – REVISED FEBRUARY 2022





CSD25484F4 SLPS551B – MAY 2015 – REVISED FEBRUARY 2022







6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Trademarks

FemtoFET[™] is a trademark of Texas Instruments. TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.5 Glossary


TI Glossary This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions




- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB-free solder land design.

Table 7-1. Pin Configuration							
POSITION DESIGNATION							
Pin 1	Gate						
Pin 2	Source						
Pin 3	Drain						




7.2 Recommended Minimum PCB Layout



A. All dimensions are in millimeters.


B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).

7.3 Recommended Stencil Pattern



A. All dimensions are in millimeters.

7.4 CSD68830F4 Embossed Carrier Tape Dimensions



A. Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocket holes.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
CSD25484F4	Active	Production	PICOSTAR (YJJ) 3	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G3
CSD25484F4.B	Active	Production	PICOSTAR (YJJ) 3	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G3
CSD25484F4T	Active	Production	PICOSTAR (YJJ) 3	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G3
CSD25484F4T.B	Active	Production	PICOSTAR (YJJ) 3	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G3

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CSD25484F4	PICOSTAF	YJJ	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
	CSD25484F4T	PICOSTAF	YJJ	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD25484F4	PICOSTAR	YJJ	3	3000	182.0	182.0	20.0
CSD25484F4T	PICOSTAR	YJJ	3	250	182.0	182.0	20.0


YJJ0003A



PACKAGE OUTLINE

PicoStar[™] - 0.22 mm max height

PicoStar™



NOTES:

PicoStar is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M 2. This drawing is subject to change without notice.
- 3. This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device datasheet or contact a local TI representative.




YJJ0003A

EXAMPLE BOARD LAYOUT

PicoStar[™] - 0.22 mm max height

PicoStar™



NOTES. (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




YJJ0003A

EXAMPLE STENCIL DESIGN

PicoStar[™] - 0.22 mm max height

PicoStar™



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated