

CSD25481F4 20 V P-Channel FemtoFET™ MOSFET

1 Features

- Ultra-low on resistance
- Ultra-low Q_g and Q_{gd}
- High operating drain current
- Ultra-small footprint (0402 Case Size)
 - 1 mm × 0.6 mm
- Ultra-low profile
 - 0.36 mm max height
- Integrated ESD protection diode
 - Rated >4 kV HBM
 - Rated >2 kV CDM
- Lead and halogen free
- RoHS compliant

2 Applications

- Optimized for load switch applications
- Optimized for general purpose switching applications
- Battery applications
- Handheld and mobile applications

3 Description

This 90-m Ω , 20-V P-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.




Figure 3-1. Typical Part Dimensions

Product Summary

| $T_A = 25^\circ\text{C}$ | | TYPICAL VALUE | UNIT |
|--------------------------|-------------------------------|--------------------------|----------------|
| V_{DS} | Drain-to-Source Voltage | -20 | V |
| Q_g | Gate Charge Total (-4.5 V) | 913 | pC |
| Q_{gd} | Gate Charge Gate-to-Drain | 153 | pC |
| $R_{DS(on)}$ | Drain-to-Source On-Resistance | $V_{GS} = -1.8\text{ V}$ | 395 m Ω |
| | | $V_{GS} = -2.5\text{ V}$ | 145 m Ω |
| | | $V_{GS} = -4.5\text{ V}$ | 90 m Ω |
| $V_{GS(th)}$ | Threshold Voltage | -0.95 | V |

Ordering Information

| Device ⁽¹⁾ | Qty | Media | Package | Ship |
|-----------------------|------|-------------|---|---------------|
| CSD25481F4 | 3000 | 7-Inch Reel | Femto(0402) 1.0 mm × 0.6 mm Land Grid Array (LGA) | Tape and Reel |
| CSD25481F4T | 250 | 7-Inch Reel | | |

- (1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

| $T_A = 25^\circ\text{C}$ unless otherwise stated | | VALUE | UNIT |
|--|--|------------|------------------|
| V_{DS} | Drain-to-Source Voltage | -20 | V |
| V_{GS} | Gate-to-Source Voltage | -12 | V |
| I_D | Continuous Drain Current ⁽¹⁾ | -2.5 | A |
| I_{DM} | Pulsed Drain Current ⁽²⁾ | -13.1 | A |
| I_G | Continuous Gate Clamp Current | -35 | mA |
| | Pulsed Gate Clamp Current ⁽²⁾ | -350 | |
| P_D | Power Dissipation ⁽¹⁾ | 500 | mW |
| $V_{(ESD)}$ | Human Body Model (HBM) | 4 | kV |
| | Charged Device Model (CDM) | 2 | kV |
| T_J, T_{stg} | Operating Junction and Storage Temperature Range | -55 to 150 | $^\circ\text{C}$ |

- (1) Typical $R_{\theta JA} = 90^\circ\text{C/W}$ on 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- (2) Pulse duration $\leq 100\text{ }\mu\text{s}$, duty cycle $\leq 1\%$.




Figure 3-2. Top View



Table of Contents

| | | | |
|---|----------|--|----------|
| 1 Features | 1 | 6.1 Support Resources..... | 7 |
| 2 Applications | 1 | 6.2 Trademarks..... | 7 |
| 3 Description | 1 | 6.3 Electrostatic Discharge Caution..... | 7 |
| 4 Revision History | 2 | 6.4 Glossary..... | 7 |
| 5 Specifications | 3 | 7 Mechanical, Packaging, and Orderable Information | 8 |
| 5.1 Electrical Characteristics..... | 3 | 7.1 Mechanical Dimensions..... | 8 |
| 5.2 Thermal Information..... | 3 | 7.2 Recommended Minimum PCB Layout..... | 9 |
| 5.3 Typical MOSFET Characteristics..... | 4 | 7.3 Recommended Stencil Pattern..... | 9 |
| 6 Device and Documentation Support | 7 | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision E (December 2017) to Revision F (February 2022) | Page |
|--|-------------|
| • Changed ultra-low profile bullet from 0.35 mm to 0.36 mm in height..... | 1 |
| • Updated ultra-low profile image height from 0.35 mm to 0.36 mm..... | 1 |
| • Changed ultra-low profile image height from 0.35 mm to 0.36 mm..... | 8 |
| • Added FemtoFET Surface Mount Guide note..... | 9 |

| Changes from Revision D (October 2014) to Revision E (December 2017) | Page |
|--|-------------|
| • Changed the Pulsed Drain Current value From: –10 A To: –13.1 A in the <i>Absolute Maximum Ratings</i> table ... | 1 |
| • Changed Note 1 From: Typical $R_{\theta JA} = 85^{\circ}\text{C/W}$ To: Typical $R_{\theta JA} = 90^{\circ}\text{C/W}$ | 1 |
| • Changed Note 2 From: Pulse duration $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$ To: Pulse duration $\leq 100\ \mu\text{s}$, duty cycle $\leq 1\%$ | 1 |
| • Changed the typical $R_{\theta JA}$ values in the <i>Thermal Information</i> table | 3 |
| • Updated Figure 5-1 | 4 |
| • Updated Figure 5-10 with newly measured data. | 4 |
| • Updated all mechanical drawings, increased the size of the pads in the Section 7.3 section. | 8 |

5 Specifications

5.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|-------------------------|----------------------------------|--|------|-------|-------|------|----|
| STATIC CHARACTERISTICS | | | | | | | |
| BV _{DSS} | Drain-to-Source Voltage | V _{GS} = 0 V, I _{DS} = –250 μA | –20 | | | V | |
| I _{DSS} | Drain-to-Source Leakage Current | V _{GS} = 0 V, V _{DS} = –16 V | | | –100 | nA | |
| I _{GSS} | Gate-to-Source Leakage Current | V _{DS} = 0 V, V _{GS} = –12 V | | | –50 | nA | |
| V _{GS(th)} | Gate-to-Source Threshold Voltage | V _{DS} = V _{GS} , I _{DS} = –250 μA | –0.7 | –0.95 | –1.2 | V | |
| R _{DS(on)} | Drain-to-Source On-Resistance | V _{GS} = –1.8 V, I _{DS} = –0.1 A | | | 395 | 800 | mΩ |
| | | V _{GS} = –2.5 V, I _{DS} = –0.5 A | | | 145 | 174 | mΩ |
| | | V _{GS} = –4.5 V, I _{DS} = –0.5 A | | | 90 | 105 | mΩ |
| | | V _{GS} = –8 V, I _{DS} = –0.5 A | | | 75 | 88 | mΩ |
| g _{fs} | Transconductance | V _{DS} = –10 V, I _{DS} = –0.5 A | | | 3.3 | | S |
| DYNAMIC CHARACTERISTICS | | | | | | | |
| C _{iss} | Input Capacitance | V _{GS} = 0 V, V _{DS} = –10 V, f = 1 MHz | | | 189 | | pF |
| C _{oss} | Output Capacitance | | | | 78 | | pF |
| C _{rss} | Reverse Transfer Capacitance | | | | 5.5 | | pF |
| R _G | Series Gate Resistance | | | | 20 | | Ω |
| Q _g | Gate Charge Total (4.5 V) | V _{DS} = –10 V, I _{DS} = –0.5 A | | | 913 | | pC |
| Q _{gd} | Gate Charge Gate-to-Drain | | | | 153 | | pC |
| Q _{gs} | Gate Charge Gate-to-Source | | | | 240 | | pC |
| Q _{g(th)} | Gate Charge at V _{th} | | | | 116 | | pC |
| Q _{oss} | Output Charge | V _{DS} = –10 V, V _{GS} = 0 V | | | 1030 | | pC |
| t _{d(on)} | Turn On Delay Time | V _{DS} = –10 V, V _{GS} = –4.5 V, I _{DS} = –0.5 A, R _G = 2 Ω | | | 4.1 | | ns |
| t _r | Rise Time | | | | 3.6 | | ns |
| t _{d(off)} | Turn Off Delay Time | | | | 16.9 | | ns |
| t _f | Fall Time | | | | 6.7 | | ns |
| DIODE CHARACTERISTICS | | | | | | | |
| V _{SD} | Diode Forward Voltage | I _{SD} = –0.5 A, V _{GS} = 0 V | | | –0.75 | | V |
| Q _{rr} | Reverse Recovery Charge | V _{DS} = –10 V, I _F = –0.5 A, di/dt = 100 A/μs | | | 1010 | | pC |
| t _{rr} | Reverse Recovery Time | | | | 7.5 | | ns |

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)




| THERMAL METRIC | | TYPICAL VALUES | UNIT |
|------------------|---|----------------|------|
| R _{θJA} | Junction-to-Ambient Thermal Resistance ⁽¹⁾ | 90 | °C/W |
| | Junction-to-Ambient Thermal Resistance ⁽²⁾ | 250 | |

(1) Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.

(2) Device mounted on FR4 material with minimum Cu mounting area.

5.3 Typical MOSFET Characteristics

($T_A = 25^\circ\text{C}$ unless otherwise stated)






Figure 5-4. Gate Charge




Figure 5-5. Capacitance




Figure 5-6. Threshold Voltage vs Temperature




Figure 5-7. On-State Resistance vs Gate-to-Source Voltage




Figure 5-8. Normalized On-State Resistance vs Temperature






Figure 5-9. Typical Diode Forward Voltage

**Figure 5-10. Maximum Safe Operating Area****Figure 5-11. Maximum Drain Current vs Temperature**

6 Device and Documentation Support

6.1 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

6.2 Trademarks

FemtoFET™ is a trademark of Texas Instruments.

TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


6.4 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions




- A. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- B. This drawing is subject to change without notice.
- C. This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device data sheet or contact a local TI representative.

Table 7-1. Pin Configuration


| Position | Designation |
|----------|-------------|
| Pin 1 | Gate |
| Pin 2 | Source |
| Pin 3 | Drain |

7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see [FemtoFET Surface Mount Guide](#) (SLRA003D).

7.3 Recommended Stencil Pattern



- A. All dimensions are in millimeters.
- B. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------------|---------------|----------------------|--------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| CSD25481F4 | Active | Production | PICOSTAR (YJC) 3 | 3000 LARGE T&R | Yes | NIAU | Level-1-260C-UNLIM | -55 to 150 | CS |
| CSD25481F4.B | Active | Production | PICOSTAR (YJC) 3 | 3000 LARGE T&R | Yes | NIAU | Level-1-260C-UNLIM | -55 to 150 | CS |
| CSD25481F4T | Active | Production | PICOSTAR (YJC) 3 | 250 SMALL T&R | Yes | NIAU | Level-1-260C-UNLIM | -55 to 150 | CS |
| CSD25481F4T.B | Active | Production | PICOSTAR (YJC) 3 | 250 SMALL T&R | Yes | NIAU | Level-1-260C-UNLIM | -55 to 150 | CS |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated