

CSD25310Q2 20V P-Channel NexFET™ Power MOSFETs

1 Features


- Ultra-low Q_g and Q_{gd}
- Low on resistance
- Low thermal resistance
- Pb-free
- RoHS compliant
- Halogen free
- SON 2mm × 2mm plastic package

2 Applications


- **Battery management**
- Load management
- **Battery protection**

3 Description

This $19.9m\Omega$, -20V P-Channel device is designed to deliver the lowest on resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. Its low on resistance coupled with an extremely small footprint in a SON 2mm × 2mm plastic package make the device ideal for battery operated space constrained operations.



R_{DS(on)} vs V_{GS}



Gate Charge

Product Summary


T _A = 25°	С	TYPICAL VA	UNIT	
V _{DS}	Drain-to-Source Voltage	n-to-Source Voltage –20		V
Qg	Gate Charge Total (-4.5V)	3.6	3.6 nO	
Q _{gd}	Gate Charge Gate to Drain	0.5	nC	
		V _{GS} = -1.8V	59.0	mΩ
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = -2.5V	27.0	mΩ
		V _{GS} = -4.5V 19.9		mΩ
V _{GS(th)}	Threshold Voltage	-0.85	V	

Ordering Information

Device	Media	Qty	Package	Ship
CSD25310Q2	7-Inch Reel	3000	SON 2mm x	Tape and
CSD25310Q2T	7-Inch Reel	250	2mm Plastic Package	Reel

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	-20	V
V_{GS}	Gate-to-Source Voltage	±8	V
1.	Continuous Drain Current (Package Limit)	-20	Α
I _D	Continuous Drain Current(1)	-9.6	Α
I _{DM}	Pulsed Drain Current(2)	48	Α
P _D	Power Dissipation 1. R _{θJA} = 43°C/W on 1 in² Cu (2 oz.) on .060-inch thick FR4 PCB.	2.9	w
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C



Top View



Table of Contents

1 Features	5.2 Documentation Support
2 Applications	5.3 Receiving Notification of Documentation Updates7
3 Description	
4 Specifications	
4.1 Electrical Characteristics	5.6 Electrostatic Discharge Caution
4.2 Thermal Information	5.7 Glossary
4.3 Typical MOSFET Characteristics	6 Revision History7
	7 Mechanical, Packaging, and Orderable Information8
5.1 Third-Party Products Disclaimer	

4 Specifications

4.1 Electrical Characteristics

 T_A = 25°C, unless otherwise specified

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS				
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0V, I_D = -250\mu A$	-20		V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0V, V _{DS} = -16V		-1	μA
I _{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0V$, $V_{GS} = -8V$		-100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.55 -0.85	-1.10	V
		$V_{GS} = -1.8V, I_{DS} = -5A$	59.0	89.0	mΩ
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = -2.5V$, $I_{DS} = -5A$	27.0	32.5	mΩ
		$V_{GS} = -4.5V$, $I_{DS} = -5A$	19.9	23.9	mΩ
g _{fs}	Transconductance	$V_{DS} = -16V, I_{DS} = -5A$ 34			
DYNAM	IC CHARACTERISTICS				
C _{ISS}	Input Capacitance		504	655	pF
Coss	Output Capacitance	$V_{GS} = 0V, V_{DS} = -10V, f = 1MHz$	281	365	pF
C _{RSS}	Reverse Transfer Capacitance		16.7	21.7	pF
R _g	Series Gate Resistance		1.9		Ω
Qg	Gate Charge Total (–4.5 V)		3.6	4.7	nC
Q _{gd}	Gate Charge Gate to Drain	V _{DS} = -10V, I _{DS} = -5A	0.5		nC
Q _{gs}	Gate Charge Gate to Source	V _{DS} 10V, 1 _{DS} 3A	1.1		nC
Q _{g(th)}	Gate Charge at V _{th}		0.6		nC
Q _{OSS}	Output Charge	$V_{DS} = -10V, V_{GS} = 0V$	5.0		nC
t _{d(on)}	Turn On Delay Time		8		ns
t _r	Rise Time	$V_{DS} = -10V$, $V_{GS} = -4.5V$, $I_{DS} = -5A$	15		ns
t _{d(off)}	Turn Off Delay Time	$R_G = 2\Omega$	15		ns
t _f	Fall Time		5		ns
DIODE	CHARACTERISTICS			'	
V_{SD}	Diode Forward Voltage	$I_{DS} = -5A, V_{GS} = 0V$	-0.8	-1.0	V
Q _{rr}	Reverse Recovery Charge	$V_{DD} = -10V$, $I_F = -5A$, $di/dt = 200A/\mu s$	9.2		nC
t _{rr}	Reverse Recovery Time	V _{DD} 10V, 1 _F 5A, αι/αι - 200A/μs	13		ns




4.2 Thermal Information


(T_A = 25°C unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case ⁽¹⁾			4.5	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient ⁽¹⁾ (2)			55	C/VV

- $R_{\theta JC}$ is determined with the device mounted on a 1 inch² (6.45cm²), 2oz. (0.071mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81cm × 3.81cm), 0.06 inch (1.52mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1 inch² (6.45cm²), 2oz. (0.071mm thick) Cu.



Max $R_{\theta JA}$ = 55 when mounted on 1 inch2 (6.45cm²) of 2oz. (0.071mm thick) Cu.




Max $R_{\theta JA}$ = 215 when mounted on minimum pad area of 2oz. (0.071mm thick) Cu.


Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated


4.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$









5 Device and Documentation Support

5.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

5.2 Documentation Support

5.2.1 Related Documentation

5.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.5 Trademarks

NexFET[™] is a trademark of TI.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

5.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

6 Revision History

Copyright © 2025 Texas Instruments Incorporated



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD25310Q2	Active	Production	WSON (DQK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2530
CSD25310Q2.B	Active	Production	WSON (DQK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2530
CSD25310Q2G4.B	Active	Production	WSON (DQK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2530
CSD25310Q2T	Active	Production	WSON (DQK) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2530
CSD25310Q2T.B	Active	Production	WSON (DQK) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2530

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Feb-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD25310Q2	WSON	DQK	6	3000	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1
CSD25310Q2T	WSON	DQK	6	250	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1

www.ti.com 14-Feb-2025




*All dimensions are nominal

	Device	Package Type Package Drawing		Device Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CSD25310Q2	WSON	DQK	6	3000	189.0	185.0	36.0		
ı	CSD25310Q2T	WSON	DQK	6	250	189.0	185.0	36.0		

2 x 2, 0.65 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

4210192/B 01/10

DQK (S-PWSON-N6) PLASTIC SMALL OUTLINE NO-LEAD 2,10 1,90 2,10 1,90 PIN 1 INDEX AREA 0,80 0,70 0,20 REF. 0,08 SEATING PLANE 0,05 0,00 $6X \frac{0,30}{0,20}$ $-6X \frac{0,35}{0,25}$ ф 0,10M C A В 1 6 EXPOSED THERMAL PADS 0,65

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pads must be soldered to the board for thermal and mechanical performance.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated