







CSD25211W1015 SLPS296B - FEBRUARY 2012 - REVISED SEPTEMBER 2022

CSD25211W1015, P-Channel NexFET™ Power MOSFET

1 Features

- Ultra-low on resistance
- Ultra-low Q_g and Q_{gd}
- Small footprint 1.0 mm × 1.5 mm
- Low profile 0.62 mm height
- Pb Free
- Gate-source voltage clamp
- Gate ESD protection 3 kV
- RoHS compliant
- Halogen free

2 Applications

- **Battery Management**
- Load Switch
- **Battery Protection**

3 Description

The device is designed to deliver the lowest on resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile.





Figure 3-1. Top View



Product Summary

T _A = 25°	C unless otherwise stated	TYPICAL VA	UNIT	
V _{DS}	Drain-to-Source Voltage -20			V
Qg	Gate Charge Total (-4.5V)	3.4		nC
Q _{gd}	Gate Charge Gate to Drain	0.2	0.2	
В	Drain-to-Source On Resistance	V _{GS} = -2.5 V	36	mΩ
R _{DS(on)}	Dialii-to-Source Off Resistance	V _{GS} = -4.5 V 27		mΩ
V _{GS(th)}	Voltage Threshold	-0.8	V	

Ordering Information

Device	Package	Media	Qty	Ship
CSD25211W1015	1 × 1.5 Wafer Level Package	7-inch reel	3000	Tape and Reel

Absolute Maximum Ratings

T _A = 2	5°C unless otherwise stated	VALUE	UNIT	
V _{DS}	Drain-to-Source Voltage	-20	V	
V_{GS}	Gate-to-Source Voltage	-6	V	
I _D	Continuous Drain Current, T _A = 25°C ⁽¹⁾	-3.2	Α	
I _{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	-9.5	Α	
1.	Continuous Gate Current, T _A = 25°C	-0.5	Α	
I _G	Pulsed Gate Current	-7	Α	
P_D	Power Dissipation ⁽¹⁾	1	W	
T _{STG}	Storage Temperature Range	-55 to 150	°C	
TJ	Operating Junction Temperature Range	-55 10 150	J	

- Typical $R_{\theta JA}$ = 119°C/W on 1 inch² of 2 oz. Cu on 0.06-inch thick FR4 PCB.
- Pulse width ≤ 10 µs, duty cycle ≤ 2%






Table of Contents

1 Features	1	8.2 Land Pattern Recommendation	9
2 Applications			9
3 Description			
4 Revision History			
5 Electrical Characteristics			
6 Thermal Characteristics	4	10.3 Support Resources	10
7 Typical MOSFET Characteristics			
8 Mechanical Data	8	10.5 Electrostatic Discharge Caution	
		10.6 Glossary	
<u> </u>		-	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (January 2014) to Revision B (September 2022)

Page

- In the Absolute Maximum Ratings table Continuous Drain Current was changed to Continuous Gate Current.



5 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static C	haracteristics					
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
BV _{GSS}	Gate-to-Source Voltage	$V_{DS} = 0 \text{ V, } I_G = -250 \mu\text{A}$	-6.1		-7.2	V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = -16 V			-1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = -6 V			-100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.5	-0.8	-1.1	V
В	Drain to Source On Besistance	$V_{GS} = -2.5 \text{ V}, I_D = -1.5 \text{ A}$		36	44	mΩ
Be(on)		$V_{GS} = -4.5 \text{ V}, I_D = -1.5 \text{ A}$		27	33	mΩ
g _{fs}	Transconductance	$V_{DS} = -10 \text{ V}, I_D = -1.5 \text{ A}$		12		S
Dynamic	c Characteristics		<u> </u>		'	
C _{ISS}	Input Capacitance			475	570	pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V}, f = 1 \text{ MHz}$		234	281	pF
C _{RSS}	Reverse Transfer Capacitance			10.5		pF
Qg	Gate Charge Total (–4.5 V)			3.4	4.1	nC
Q _{gd}	Gate Charge Gate to Drain	V - 40VI - 45A		0.2		nC
Q _{gs}	Transconductance mic Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Charge Total (-4.5 V) Gate Charge Gate to Drain Gate Charge Gate to Source Gate Charge at V _{th} Output Charge Turn On Delay Time Rise Time Turn Off Delay Time Fall Time	$V_{DS} = -10 \text{ V}, I_D = -1.5 \text{ A}$		1.1		nC
Q _{g(th)}	Gate Charge at V _{th}			0.6		nC
Q _{OSS}	Output Charge	V _{DS} = -10 V, V _{GS} = 0 V		3.8		nC
t _{d(on)}	Turn On Delay Time			13.6		ns
t _r	Rise Time	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -1.5 \text{ A}$		8.8		ns
t _{d(off)}	Turn Off Delay Time	$R_G = 4 \Omega$		36.9		ns
t _f	Fall Time			14.2		ns
Diode C	haracteristics		'		-	
V _{SD}	Diode Forward Voltage	I _S = -1.5 A, V _{GS} = 0 V		-0.8	-1	V
Q _{rr}	Reverse Recovery Charge	V - 40 V I - 4.5 A 48/44 - 200 A/22		6.9		nC
t _{rr}	Reverse Recovery Time	$V_{dd} = -10 \text{ V}, I_F = -1.5 \text{ A}, di/dt = 200 A/\mu s$		11.6		ns



6 Thermal Characteristics

(T_A = 25°C unless otherwise stated)


	PARAMETER	MIN	TYP	MAX	UNIT
В	Thermal Resistance Junction to Ambient (Minimum Cu area)			230	°C/W
R _{θJA}	Thermal Resistance Junction to Ambient (1 in ² Cu area)			149	°C/W







7 Typical MOSFET Characteristics


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$















8 Mechanical Data

8.1 CSD25211W1015 Package Dimensions





Front View


All dimensions are in mm (unless otherwise specified)

P	in	n		t
		v	u	

POSITION	DESIGNATION					
C1, C2	Drain					
A1	Gate					
A2, B1, B2	Source					

Submit Document Feedback

8.2 Land Pattern Recommendation



All dimensions are in mm (unless otherwise specified)

9 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



10 Device and Documentation Support

10.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

NexFET[™] is a trademark of TI.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CSD25211W1015	Active	Production	DSBGA (YZC) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	25211
CSD25211W1015.B	Active	Production	DSBGA (YZC) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	25211

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Sep-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD25211W1015	DSBGA	YZC	6	3000	180.0	8.4	1.09	1.56	0.65	2.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Sep-2022



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CSD25211W1015	DSBGA	YZC	6	3000	182.0	182.0	20.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated