







CSD23280F3 SLPS601B - APRIL 2016 - REVISED FEBRUARY 2022

CSD23280F3 -12-V P-Channel FemtoFET™ MOSFET

1 Features


- Low On-Resistance
- Ultra-Low Q_q and Q_{gd}
- High-operating drain current
- Ultra-small footprint
 - 0.73 mm × 0.64 mm
- Ultra-low profile
 - 0.36-mm max height
- Integrated ESD protection diode
 - Rated > 4-kV HBM
 - Rated > 2-kV CDM
- Lead and halogen free
- RoHS compliant

2 Applications

- Optimized for load switch applications
- Optimized for general purpose switching applications
- **Battery applications**
- Handheld and mobile applications

3 Description

This –12-V, 97-mΩ, P-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing a substantial reduction in footprint size.



Typical Part Dimensions

Product Summary

T _A = 25°	С	TYPICAL VA	UNIT		
V _{DS}	Drain-to-Source Voltage	-12		V	
Qg	Gate Charge Total (4.5 V)	0.95		nC	
Q _{gd}	Gate Charge Gate-to-Drain	0.068	0.068		
		V _{GS} = -1.5 V	230		
_	Drain-to-Source	V _{GS} = -1.8 V	180	mΩ	
R _{DS(on)}	On-Resistance	V _{GS} = -2.5 V	129	11122	
		V _{GS} = -4.5 V	97		
V _{GS(th)}	Threshold Voltage	-0.65		V	

Device Information⁽¹⁾


DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD23280F3	3000		Femto	Таре
CSD23280F3T	250	7-Inch Reel	0.73-mm × 0.64-mm Land Grid Array (LGA)	and Reel

For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

Absolute Muximum Rutings									
T _A = 25	°C	VALUE	UNIT						
V_{DS}	Drain-to-Source Voltage	-12	V						
V_{GS}	Gate-to-Source Voltage	-6	V						
I _D	Continuous Drain Current ⁽¹⁾	2.9	^						
	Continuous Drain Current ⁽²⁾	1.8 A							
I _{DM}	Pulsed Drain Current ⁽¹⁾ (3)	11.4	Α						
П	Power Dissipation ⁽¹⁾	1.4	W						
P_D	Power Dissipation ⁽²⁾	0.5	VV						
V	Human-Body Model (HBM)	4000	V						
V _(ESD)	Charged-Device Model (CDM)	2000	V						
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C						

- Typical $R_{\theta JA} = 90^{\circ}C/W$ on 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4 PCB
- Typical $R_{\theta JA}$ = 255°C/W on min Cu board
- Pulse duration ≤ 100 µs, duty cycle ≤ 1%.



Top View



Page

Table of Contents

1 Features	1 6 Device and Documentation Support
2 Applications	
3 Description	1 6.2 Trademarks
4 Revision History	2 7 Mechanical, Packaging, and Orderable Information
5 Specifications	
5.1 Electrical Characteristics	3 7.2 Recommended Minimum PCB Layout
5.2 Thermal Information	3 7.3 Recommended Stencil Pattern
5.3 Typical MOSFET Characteristics	4
4 Revision History	
Changes from Revision A (August 2017) to Revis	sion B (February 2022) Page
 Changed ultra-low profile bullet from 0.35 mm to 	0.36 mm in height
· Added max Cu currents and power dissipation lir	nits1

Changes from Revision *	(April 2016) to	Revision A (A	August 2017)	

•	Added the Section 6.1 section in Section 6	. 7
•	Updated the Section 7.3	. 9

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = -250 \mu\text{A}$	-12			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = -9.6 V			-50	nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = -5 V			-25	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.40	-0.65	-0.95	V
		$V_{GS} = -1.5 \text{ V}, I_{DS} = -0.1 \text{ A}$		230	399	
D	Drain-to-source on-resistance	$V_{GS} = -1.8 \text{ V}, I_{DS} = -0.4 \text{ A}$		180	250	mΩ
$R_{DS(on)}$	Dialii-to-source on-resistance	$V_{GS} = -2.5 \text{ V}, I_{DS} = -0.4 \text{ A}$		129	165	11112
		V _{GS} = -4.5 V, I _{DS} = -0.4 A		97	116	
g _{fs}	Transconductance	V _{DS} = -1.2 V, I _{DS} = -0.4 A		3		S
DYNAMI	C CHARACTERISTICS	,				
C _{iss}	Input capacitance			180		pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -6 \text{ V},$ f = 1 MHz		73	95	pF
C _{rss}	Reverse transfer Capacitance	, , , , , , ,		8.5	11.1	pF
R _G	Series gate resistance			9		Ω
Q _g	Gate charge total (4.5 V)			0.95	1.23	nC
Q _{gd}	Gate charge gate-to-drain	V - CV - 044		0.068		nC
Q _{gs}	Gate charge gate-to-source	$V_{DS} = -6 \text{ V}, I_{DS} = -0.4 \text{ A}$		0.30		nC
Q _{g(th)}	Gate charge at V _{th}			0.15		nC
Q _{oss}	Output charge	V _{DS} = -6 V, V _{GS} = 0 V		1.07		nC
t _{d(on)}	Turnon delay time			8		ns
t _r	Rise time	$V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V},$		4		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = -0.4 \text{ A}, R_G = 0 \Omega$		21		ns
t _f	Fall time			8		ns
DIODE O	CHARACTERISTICS	'				
V _{SD}	Diode forward voltage	I _{SD} = -0.4 A, V _{GS} = 0 V		-0.73	-1.0	V

5.2 Thermal Information

T_A = 25°C (unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT	
Б	Junction-to-ambient thermal resistance ⁽¹⁾	90	°C/W	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	255	C/VV	


⁽¹⁾ Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz. (0.071-mm) thick Cu.

⁽²⁾ Device mounted on FR4 material with minimum Cu mounting area.



5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)









Figure 5-8. Normalized On-State Resistance vs **Temperature**







6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Trademarks


FemtoFET[™] is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.




7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions








- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a lead-free solder land design.

Table 7-1. Pin Configuration


POSITION	DESIGNATION
Pin 1	Gate
Pin 2	Source
Pin 3	Drain

7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).

7.3 Recommended Stencil Pattern



A. All dimensions are in millimeters.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
CSD23280F3	Active	Production	PICOSTAR (YJM) 3	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	5
CSD23280F3.B	Active	Production	PICOSTAR (YJM) 3	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	5
CSD23280F3T	Active	Production	PICOSTAR (YJM) 3	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	5
CSD23280F3T.B	Active	Production	PICOSTAR (YJM) 3	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	5

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	CSD23280F3	PICOSTAF	YJM	3	3000	180.0	8.4	1.94	0.79	0.44	4.0	8.0	Q2
L	CSD23280F3T	PICOSTAF	YJM	3	250	180.0	8.4	1.94	0.79	0.44	4.0	8.0	Q2

www.ti.com 8-Jun-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD23280F3	PICOSTAR	YJM	3	3000	182.0	182.0	20.0
CSD23280F3T	PICOSTAR	YJM	3	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025