



CSD23202W10 12-V P-Channel NexFET™ Power MOSFET

1 Features

- Ultra-Low Q_g and Q_{gd}
- Small Footprint 1 mm × 1 mm
- Low Profile 0.62-mm Height
- Pb Free
- Gate ESD Protection – 3 kV
- RoHS Compliant
- Halogen Free


2 Applications

- Battery Management
- Load Switch
- Battery Protection

3 Description

This 12 V, 44 mΩ device is designed to deliver the lowest on-resistance and gate charge in a small 1 mm × 1 mm outline with excellent thermal characteristics in an ultra-low profile.

Top View



Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE		UNIT
V_{DS}	Drain-to-Source Voltage	-12		V
Q_g	Gate Charge Total (-4.5 V)	2.9		nC
Q_{gd}	Gate Charge Gate-to-Drain	0.28		nC
$R_{DS(on)}$	Drain-to-Source On-Resistance	$V_{GS} = -1.5\text{ V}$	82	mΩ
		$V_{GS} = -1.8\text{ V}$	67	mΩ
		$V_{GS} = -2.5\text{ V}$	54	mΩ
		$V_{GS} = -4.5\text{ V}$	44	mΩ
$V_{GS(th)}$	Threshold Voltage	-0.60		V

Ordering Information⁽¹⁾

Device	Qty	Media	Package	Ship
CSD23202W10	3000	7-Inch Reel	1 × 1-mm Wafer Level Package	Tape and Reel
CSD23202W10T	250	7-Inch Reel		

(1) For all available packages, see the orderable addendum at the end of the data sheet.


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	-12	V
V_{GS}	Gate-to-Source Voltage	-6	V
I_D	Continuous Drain Current ⁽¹⁾	-2.2	A
I_{DM}	Pulsed Drain Current ⁽²⁾	-25	A
I_G	Continuous Gate Clamp Current	-0.5	A
	Pulsed Gate Clamp Current	-7	A
P_D	Power Dissipation ⁽¹⁾	1	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

(1) Device operating at a temperature of 105 $^\circ\text{C}$

(2) Typ $R_{\theta JA} = 195^\circ\text{C/W}$, Pulse width $\leq 100\text{ }\mu\text{s}$, duty cycle $\leq 1\%$

$R_{DS(on)}$ vs V_{GS}



Gate Charge




Table of Contents

1 Features	1	6 Device and Documentation Support	7
2 Applications	1	6.1 Trademarks	7
3 Description	1	6.2 Electrostatic Discharge Caution	7
4 Revision History	2	6.3 Glossary	7
5 Specifications	3	7 Mechanical, Packaging, and Orderable Information	8
5.1 Electrical Characteristics	3	7.1 CSD23202W10 Package Dimensions	8
5.2 Thermal Information	3	7.2 Land Pattern Recommendation	9
5.3 Typical MOSFET Characteristics	4	7.3 Tape and Reel Information	9

4 Revision History

DATE	REVISION	NOTES
August 2014	*	Initial release.

5 Specifications

5.1 Electrical Characteristics

($T_A = 25^\circ\text{C}$ unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = −250 μA	−12			V
BV _{GSS}	Gate-to-Source Voltage;	V _{DS} = 0 V, I _G = −250 μA	−6		−7.2	V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = −9.6 V			−1	μA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = −6 V			−100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	V _{DS} = V _{GS} , I _D = −250 μA	−0.4	−0.6	−0.9	V
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = −1.5 V, I _D = −0.5 A		82	123	mΩ
		V _{GS} = −1.8 V, I _D = −0.5 A		67	92	mΩ
		V _{GS} = −2.5 V, I _D = −0.5 A		54	66	mΩ
		V _{GS} = −4.5 V, I _D = −0.5 A		44	53	mΩ
g _{fs}	Transconductance	V _{DS} = −1.2 V, I _D = −0.5 A	5.6			S
DYNAMIC CHARACTERISTICS						
C _{ISS}	Input Capacitance	V _{GS} = 0 V, V _{DS} = −6.0 V, f = 1 MHz		394	512	pF
C _{OSS}	Output Capacitance			238	310	pF
C _{RSS}	Reverse Transfer Capacitance			29	37	pF
Q _g	Gate Charge Total (−4.5 V)	V _{DS} = −6 V, I _D = −0.5 A		2.9	3.8	nC
Q _{gd}	Gate Charge Gate-to-Drain			0.28		nC
Q _{gs}	Gate Charge Gate-to-Source			0.55		nC
Q _{g(th)}	Gate Charge at V _{th}			0.29		nC
Q _{OSS}	Output Charge	V _{DS} = −6 V, V _{GS} = 0 V		2.0		nC
t _{d(on)}	Turn On Delay Time	V _{DS} = −6 V, V _{GS} = −4.5 V, I _D = −0.5 A R _G = 0 Ω		9		ns
t _r	Rise Time			4		ns
t _{d(off)}	Turn Off Delay Time			58		ns
t _f	Fall Time			21		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode Forward Voltage	I _S = −0.5 A, V _{GS} = 0 V	−0.66		−1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = −6 V, I _F = −0.5 A, di/dt = 100 A/μs	3.7			nC
t _{rr}	Reverse Recovery Time		12			ns


5.2 Thermal Information

($T_A = 25^\circ\text{C}$ unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ⁽¹⁾		195		$^\circ\text{C}/\text{W}$
	Junction-to-Ambient Thermal Resistance ⁽²⁾		65		

(1) Device mounted on FR4 material with minimum Cu mounting area.

(2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.




Typical $R_{\theta JA} = 65^{\circ}\text{C/W}$
when mounted on
1 inch² of 2 oz. Cu.



Typical $R_{\theta JA} = 195^{\circ}\text{C/W}$ when
mounted on minimum
pad area of 2 oz. Cu.

5.3 Typical MOSFET Characteristics

($T_A = 25^{\circ}\text{C}$ unless otherwise stated)



Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Drain-to-Source Resistance vs Gate-to-Source Voltage

Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Maximum Drain Current vs Temperature

6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD23202W10 Package Dimensions




NOTE: All dimensions are in mm (unless otherwise specified).

M0151-01

Pin Configuration Table

POSITION	DESIGNATION
B1	Source
A1	Gate
A2, B2	Drain


7.2 Land Pattern Recommendation



M0152-01

NOTE: All dimensions are in mm (unless otherwise specified).

7.3 Tape and Reel Information



M0153-01

NOTE: All dimensions are in mm (unless otherwise specified).

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD23202W10	Active	Production	DSBGA (YZB) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-	202
CSD23202W10.B	Active	Production	DSBGA (YZB) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	202
CSD23202W10T	Active	Production	DSBGA (YZB) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	202
CSD23202W10T.B	Active	Production	DSBGA (YZB) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	202

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated