











CSD19532Q5B

SLPS414B - DECEMBER 2013 - REVISED MAY 2017

# CSD19532Q5B 100 V N-Channel NexFET™ Power MOSFET

### 1 Features


- Low Q<sub>a</sub> and Q<sub>ad</sub>
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- RoHS Compliant
- · Halogen Free
- SON 5-mm × 6-mm Plastic Package


# 2 Applications

- Synchronous Rectifier for Offline and Isolated DC-DC Converters
- Motor Control

# 3 Description

This 100 V, 4 m $\Omega$ , SON 5-mm × 6-mm NexFET<sup>TM</sup> power MOSFET is designed to minimize losses in power conversion applications.





#### **Product Summary**

T <sub>A</sub> = 25°	5°C TYPICAL VALUE		UNIT	
$V_{DS}$	Drain-to-Source Voltage	100		٧
$Q_g$	Gate Charge Total (10 V)	48	nC	
$Q_{gd}$	Gate Charge Gate to Drain	8.7		nC
В	Drain-to-Source On Resistance	V <sub>GS</sub> = 6 V	4.6	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V	4	mΩ
$V_{GS(th)}$	Threshold Voltage	2.6		٧

# Ordering Information<sup>(1)</sup>

Device	Media	Qty	Package	Ship				
CSD19532Q5B	13-Inch Reel	2500	SON 5 x 6 mm	Tape and				
CSD19532Q5BT	13-Inch Reel	250	Plastic Package	Reel				


 For all available packages, see the orderable addendum at the end of the data sheet.

### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	100	٧
$V_{GS}$	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	100	
$I_D$	Continuous Drain Current (Silicon limited), $T_C = 25$ °C	140	Α
	Continuous Drain Current <sup>(1)</sup>	17	
$I_{DM}$	Pulsed Drain Current <sup>(2)</sup>	400	Α
D	Power Dissipation <sup>(1)</sup>	3.1	W
P <sub>D</sub>	Power Dissipation, T <sub>C</sub> = 25°C	195	VV
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D$ = 74 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	274	mJ

- (1) Typical  $R_{\theta JA} = 40^{\circ} \text{C/W}$  on a 1-inch<sup>2</sup>, 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.
- (2) Max R<sub>θJC</sub> = 0.8°C/W, Pulse duration ≤100 μs, duty cycle ≤1%







# **Table of Contents**

1	Features 1	6.2 Community Resources
	Applications 1	6.3 Trademarks 7
	Description 1	6.4 Electrostatic Discharge Caution
	Revision History2	6.5 Glossary
	Specifications3	7 Mechanical, Packaging, and Orderable
	5.1 Electrical Characteristics	7.1 Q5B Package Dimensions
_	5.3 Typical MOSFET Characteristics	7.2 Recommended PCB Pattern
6	Device and Documentation Support	7.4 Q5B Tape and Reel Information

# 4 Revision History

Cł	hanges from Revision A (June 2014) to Revision B	Page
•	Added the Receiving Notification of Documentation Updates and Community Resources sections to Device and Documentation Support.	
•	Changed the dimension between pads 3 and 4 from 0.028 inches: to 0.050 inches in the <i>Recommended PCB Pattern</i> section diagram	9
	_	

CI	nanges from Original (December 2013) to Revision A	Page
•	Added small reel option to ordering information table.	1
•	Increased silicon limit for continuous drain current to 140 A.	1
•	Increased max pulsed current to 400 A.	1
•	Added max power rating when the case temperature is held to 25°C.	1
•	Updated pulsed current conditions to specify Max R <sub>eJC</sub> .	1
•	Updated Figure 10.	6
•	Updated mechanical drawing.	8

Submit Documentation Feedback



# 5 Specifications

### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				•	
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	100			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V			1	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.2	2.6	3.2	V
<b>D</b>	Dunin to Course On Benintana	V <sub>GS</sub> = 6 V, I <sub>D</sub> = 17 A		4.6	5.7	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 17 A		4	4.9	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 17 A		84		S
DYNAM	IC CHARACTERISTICS				,	
C <sub>iss</sub>	Input Capacitance			3700	4810	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$		706	918	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			14	18	pF
R <sub>G</sub>	Series Gate Resistance			1.2	2.4	Ω
Qg	Gate Charge Total (10 V)			48	62	nC
Q <sub>gd</sub>	Gate Charge Gate to Drain	V 50 V 1 47 A		8.7		nC
Q <sub>gs</sub>	Gate Charge Gate to Source	$V_{DS} = 50 \text{ V}, I_{D} = 17 \text{ A}$		13		nC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			9.5		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V		128		nC
t <sub>d(on)</sub>	Turn On Delay Time			7		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V,		6		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 17 \text{ A}, R_G = 0 \Omega$		22		ns
t <sub>f</sub>	Fall Time			6		ns
DIODE (	CHARACTERISTICS				'	
$V_{SD}$	Diode Forward Voltage	I <sub>SD</sub> = 17 A, V <sub>GS</sub> = 0 V		0.8	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DS</sub> = 50 V, I <sub>F</sub> = 17 A,		249		nC
t <sub>rr</sub>	Reverse Recovery Time	di/dt = 300 A/μs		80		ns

### 5.2 Thermal Information


(T<sub>A</sub> = 25°C unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance <sup>(1)</sup>			0.8	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>(1)(2)</sup>			50	C/VV


 <sup>(1)</sup> R<sub>θJC</sub> is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches x 1.5-inches (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.
(2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.

Product Folder Links: CSD19532Q5B






Max  $R_{\theta JA} = 50^{\circ} C/W$  when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max  $R_{\theta JA} = 125^{\circ} C/W$  when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

# 5.3 Typical MOSFET Characteristics


(T<sub>A</sub> = 25°C unless otherwise stated)



Submit Documentation Feedback



# **Typical MOSFET Characteristics (continued)**







Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage



# **Typical MOSFET Characteristics (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



# 6 Device and Documentation Support

### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD19532Q5B



# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 Q5B Package Dimensions




DIM	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.80	1.00	1.05			
b	0.36	0.41	0.46			
С	0.15	0.20	0.25			
c1	0.15	0.20	0.25			
c2	0.20	0.25	0.30			
D1	4.90	5.00	5.10			
D2	4.12	4.22	4.32			
D3	3.90	4.00	4.10			
d	0.20	0.25	0.30			
d1	0.085 TYP					
d2	0.319	0.369	0.419			
Е	4.90	5.00	5.10			
E1	5.90	6.00	6.10			
E2	3.48	3.58	3.68			
е		1.27 TYP				
Н	0.36	0.46	0.56			
L	0.46	0.56	0.66			
L1	0.57	0.67	0.77			
θ	0°	_	_			
K		1.40 TYP				

Submit Documentation Feedback




### 7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

# 7.3 Recommended Stencil Pattern




Copyright © 2013–2017, Texas Instruments Incorporated

Submit Documentation Feedback



### 7.4 Q5B Tape and Reel Information



### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Submit Documentation Feedback

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD19532Q5B	Active	Production	VSON-CLIP (DNK)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD19532
CSD19532Q5B.B	Active	Production	VSON-CLIP (DNK)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD19532
CSD19532Q5BT	Active	Production	VSON-CLIP (DNK)   8	250   SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD19532
CSD19532Q5BT.B	Active	Production	VSON-CLIP (DNK)   8	250   SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD19532

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated