





CSD19531KCS

SLPS407D - SEPTEMBER 2013 - REVISED MAY 2024

CSD19531KCS 100V N-Channel NexFET[™] Power MOSFET

1 Features

Texas

• Ultra-low Qg and Qgd

INSTRUMENTS


- Low-thermal resistance
- Avalanche rated
- Lead-free terminal plating
- RoHS compliant
- Halogen free
- TO-220 plastic package


2 Applications

- · Secondary side synchronous rectifier
- · Hot swap telecom
- Motor control

3 Description

This 100V, 6.4m Ω , TO-220 NexFETTM power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

T _A = 25°C		TYPICAL VALUE		UNIT
V _{DS}	Drain-to-Source Voltage	100		V
Qg	Gate Charge Total (10V)	37 7.5		nC
Q _{gd}	Gate Charge Gate-to-Drain			nC
D	Drain-to-Source On Resistance	V _{GS} = 6V	7.3	mΩ
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10V	6.4	11122
V _{GS(th)}	Threshold Voltage	2.7		V

Device Information⁽¹⁾

DEVICE	PACKAGE	MEDIA	QTY	SHIP
CSD19531KCS	TO-220 Plastic Package	Tube	50	Tube

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	25°C	VALUE	UNIT
V _{DS}	V _{DS} Drain-to-Source Voltage		V
V _{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package Limited)	100	
ID	Continuous Drain Current (Silicon Limited), T _C = 25°C	110	A
	Continuous Drain Current (Silicon Limited), T _C = 100°C	78	
I _{DM}	Pulsed Drain Current ⁽¹⁾	285	А
PD	Power Dissipation	214	W
T _J , T _{stg}	Operating Junction, Storage Temperature	–55 to 175	°C
E _{AS}	Avalanche Energy, Single Pulse $I_D = 60A, L = 0.1mH, R_G = 25\Omega$	180	mJ

⁽¹⁾ Max $R_{\theta JC} = 0.7^{\circ}$ C/W, pulse duration $\leq 100 \mu s$, duty cycle $\leq 1\%$.






Table of Contents

1 Features1
2 Applications1
3 Description1
4 Specifications
4.1 Electrical Characteristics
4.2 Thermal Information
4.3 Typical MOSFET Characteristics4
5 Device and Documentation Support
5.1 Third-Party Products Disclaimer7
-

5.2 Documentation Support	7
5.3 Receiving Notification of Documentation	uUpdates7
5.4 Support Resources	7
5.5 Trademarks	7
5.6 Electrostatic Discharge Caution	7
5.7 Glossary	7
6 Revision History	7
7 Mechanical, Packaging, and Orderable In	



4 Specifications

4.1 Electrical Characteristics

$T_A = 25^{\circ}C$ (unless otherwise stated)

<u> </u>	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS				
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0V, I _D = 250µA	100		V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0V, V _{DS} = 80V		1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0V, V _{GS} = 20V		100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2.2 2.7	3.3	V
	Drein te source en registence	V _{GS} = 6V, I _D = 60A	7.3	8.8	mΩ
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 10V, I _D = 60A	6.4	7.7 m	11122
g _{fs}	Transconductance	V _{DS} = 10V, I _D = 60A	137		S
DYNAM	IC CHARACTERISTICS				
C _{iss}	Input capacitance		2980	3870	pF
C _{oss}	Output capacitance	V _{GS} = 0V, V _{DS} = 50V, <i>f</i> = 1MHz	560	728	pF
C _{rss}	Reverse transfer capacitance		13	17	pF
R _G	Series gate resistance		1.3	2.6	Ω
Qg	Gate charge total (10V)		38	49	nC
Q _{gd}	Gate charge gate-to-drain		7.5		nC
Q _{gs}	Gate charge gate-to-source	$V_{DS} = 50V, I_{D} = 60A$	11.9		nC
Q _{g(th)}	Gate charge at V _{th}		7.3		nC
Q _{oss}	Output charge	V _{DS} = 50V, V _{GS} = 0V	98		nC
t _{d(on)}	Turnon delay time		8.4		ns
t _r	Rise Time	V _{DS} = 50V, V _{GS} = 10V,	7.2		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 60A, R_G = 0\Omega$	16		ns
t _f	Fall time		4.1		ns
DIODE (CHARACTERISTICS				
V _{SD}	Diode forward voltage	I _{SD} = 60A, V _{GS} = 0V	0.9	1	V
Q _{rr}	Reverse recovery charge	V _{DS} = 50V, I _F = 60A,	270		nC
t _{rr}	Reverse recovery time	di/dt = 300A/µs	83		ns

4.2 Thermal Information


$T_A = 25^{\circ}C$ (unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
R _{θJC}	Junction-to-case thermal resistance			0.7	°C/W
R _{θJA}	Junction-to-ambient thermal resistance			62	°C/W




4.3 Typical MOSFET Characteristics


 $T_A = 25^{\circ}C$ (unless otherwise stated)


















5 Device and Documentation Support

5.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

5.2 Documentation Support

5.2.1 Related Documentation

5.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.5 Trademarks

NexFET[™] is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

5.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

6 Revision History

С	hanges from Revision C (March 2017) to Revision D (May 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1

Changes from Revision B (June 2014) to Revision C (March 2017)	Page
--	------

С	Changes from Revision A (May 2014) to Revision B (June 2014)		
•	Added value for max Q _g	3	



Changes from Revision * (September 2013) to Revision A (May 2014)

С	hanges from Revision * (September 2013) to Revision A (May 2014)	Page
•	Updated the silicon limited currents to reflect increase in device operating temperature range	1
•	Increased pulsed current to reflect new conditions	1
•	Increased max power dissipation to reflect new conditions	1
•	Increased operating and junction temperature range to 175°C	1
•	Updated the pulsed drain current conditions	1
•	Changed Figure 4-1 from a normalized $R_{\theta JA}$ curve to a normalized $R_{\theta JC}$ curve	4
•	Updated Figure 4-6 to reflect increase in device operating temperature range	4
•	Updated Figure 4-8 to reflect increase in device operating temperature range	4
	Updated Figure 4-10 to reflect measured SOA data	
	Updated Figure 4-12 to reflect increase in device operating temperature range	



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CSD19531KCS	Active	Production	TO-220 (KCS) 3	50 TUBE	ROHS Exempt	SN	N/A for Pkg Type	-55 to 175	CSD19531KCS
CSD19531KCS.B	Active	Production	TO-220 (KCS) 3	50 TUBE	ROHS Exempt	SN	N/A for Pkg Type	-55 to 175	CSD19531KCS

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CSD19531KCS	KCS	TO-220	3	50	532	34.1	700	9.6
CSD19531KCS	KCS	TO-220	3	50	532	34.1	700	9.6
CSD19531KCS.B	KCS	TO-220	3	50	532	34.1	700	9.6
CSD19531KCS.B	KCS	TO-220	3	50	532	34.1	700	9.6


KCS0003B



PACKAGE OUTLINE

TO-220 - 19.65 mm max height

TO-220



NOTES:

- 1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-220.




KCS0003B

EXAMPLE BOARD LAYOUT

TO-220 - 19.65 mm max height

TO-220





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated