



Sample &

Buy







CSD18511Q5A

SLPS631-DECEMBER 2016

CSD18511Q5A 40 V N-Channel NexFET™ Power MOSFET

1 Features


- Low R_{DS(ON)}
- Low Thermal Resistance
- Avalanche Rated
- Logic Level
- Pb Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


2 Applications

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Battery Motor Control

3 Description

This 40 V, 1.9 m Ω , SON 5 × 6 mm NexFETTM power MOSFET has been designed to minimize losses in power conversion applications.





Product Summary

T _A = 25°	C	TYPICAL VA	UNIT					
V _{DS}	Drain-to-Source Voltage	40	V					
Qg	Gate Charge Total (10 V)	63	nC					
Q _{gd}	Gate Charge Gate-to-Drain	11.2	nC					
P	Drain-to-Source On-Resistance	V _{GS} = 4.5 V 2.7		mΩ				
R _{DS(on)} Drain-to-Source On-Resistance		V _{GS} = 10 V 1.9		mΩ				
V _{GS(th)}	Threshold Voltage	1.8	V					

Ordering Information⁽¹⁾

Device	Qty	Media	Package	Ship
CSD18511Q5A	2500	13-Inch Reel	SON 5 mm × 6 mm	Tape and
CSD18511Q5AT	250	7-Inch Reel	Plastic Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

$T_A = 2$	5°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	40	V	
V_{GS}	Gate-to-Source Voltage	±20	V	
	Continuous Drain Current (Package limited)	100		
I _D	Continuous Drain Current (Silicon limited), $T_{C} = 25^{\circ}C$	159	A	
	Continuous Drain Current (1)	27	А	
I _{DM}	Pulsed Drain Current (2)	400	А	
D	Power Dissipation ⁽¹⁾	3.1	14/	
PD	Power Dissipation, $T_C = 25^{\circ}C$	104	W	
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C	
E _{AS}	Avalanche Energy, Single Pulse I_D = 56 A, L = 0.1 mH, R_G = 25 Ω	157	mJ	

(1) Typical $R_{\theta JA} = 40^{\circ}C/W$ on a 1-inch², 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.

(2) Max $R_{\theta JC}$ = 1.2°C/W, Pulse duration ≤100 $\mu s,$ duty cycle ≤1%



Gate Charge

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Spe	cifications
	5.1	Electrical Characteristics
	5.2	Thermal Information 3
	5.3	Typical MOSFET Characteristics 4
6	Dev	ice and Documentation Support7
	6.1	Receiving Notification of Documentation Updates 7

	6.2	Community Resources	7
	6.3	Trademarks	7
	6.4	Electrostatic Discharge Caution	7
	6.5	Glossary	7
7	Mec	hanical, Packaging, and Orderable	
	Info	rmation	8
	7.1	Q5A Package Dimensions	8
	7.2	Recommended PCB Pattern	9
	7.3	Recommended Stencil Opening	9
	7.4	Q5A Tape and Reel Information 1	10

4 Revision History

DATE	REVISION	NOTES
December 2016	*	Initial release.

5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS		i		
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40		V
I _{DSS}	Drain-to-Source Leakage Current	$V_{GS} = 0 V, V_{DS} = 32 V$		1	μA
I _{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0 V, V_{GS} = 20 V$		100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1.5 1.8	2.4	V
D	Drain-to-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 24 \text{ A}$	2.7	3.5	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 24 \text{ A}$	1.9	2.3	mΩ
g _{fs}	Transconductance	$V_{DS} = 20 \text{ V}, \text{ I}_{D} = 24 \text{ A}$	5.2		S
DYNAMI	C CHARACTERISTICS				
C _{iss}	Input Capacitance		4500	5850	pF
C _{oss}	Output Capacitance	$V_{GS} = 0 V, V_{DS} = 20 V,$ f = 1 MHz	452	588	pF
C _{rss}	Reverse Transfer Capacitance) - · · · · · · · · · · · · · · · · · ·	238	309	pF
R_{G}	Series Gate Resistance		0.7	1.4	Ω
Qg	Gate Charge Total (10 V)		63	82	nC
Qg	Gate Charge Total (4.5 V)		31	41	nC
Q _{gd}	Gate Charge Gate-to-Drain	$V_{DS} = 20 \text{ V}, \text{ I}_{D} = 24 \text{ A}$	11.2		nC
Q_gs	Gate Charge Gate-to-Source		13.2		nC
Q _{g(th)}	Gate Charge at Vth		8.2		nC
Q _{oss}	Output Charge	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	20		nC
t _{d(on)}	Turn On Delay Time		6		ns
t _r	Rise Time	V _{DS} = 20 V, V _{GS} = 10 V,	15		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 24 \text{ A}, \text{ R}_{G} = 0$	24		ns
t _f	Fall Time		5		ns
DIODE C	HARACTERISTICS				
V_{SD}	Diode Forward Voltage	I _{DS} = 24 A, V _{GS} = 0 V	0.75	1	V
Q _{rr}	Reverse Recovery Charge	(1 - 20) / 1 - 24 A di/dt - 200 A/m	17		nC
t _{rr}	Reverse Recovery Time	V_{DS} = 20 V, I _F = 24 A, di/dt = 300 A/µs	14		ns

5.2 Thermal Information


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance ⁽¹⁾			1.2	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ⁽¹⁾⁽²⁾			50	°C/VV

R_{0JC} is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches x 1.5-inches (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R_{0JC} is specified by design, whereas R_{0JA} is determined by the user's board design.


(2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.






5.3 Typical MOSFET Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)





Typical MOSFET Characteristics (continued)




 $T_A = 25^{\circ}C$ (unless otherwise stated)



CSD18511Q5A SLPS631 – DECEMBER 2016

Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise stated)





6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

8


Ĵ

Submit Documentation Feedback


7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5A Package Dimensions



DIM	MILLIMETERS						
DIM	MIN	NOM	MAX				
A	0.90	1.00	1.10				
b	0.33	0.41	0.51				
С	0.20	0.25	0.34				
D1	4.80	4.90	5.00				
D2	3.61	3.81	4.02				
E	5.90	6.00	6.10				
E1	5.70	5.75	5.80				
E2	3.38	3.58	3.78				
E3	3.03	3.13	3.23				
е	1.17	1.27	1.37				
e1	0.27	0.37	0.47				
e2	0.15	0.25	0.35				
Н	0.41	0.56	0.71				
К	1.10	-	-				
L	0.51	0.61	0.71				
L1	0.06	0.13	0.20				
θ	0°	-	12°				











7.2 Recommended PCB Pattern




DIM	MILLIM	ETERS	INC	HES
DIN	MIN	MAX	MIN	MAX
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

7.3 Recommended Stencil Opening



7.4 Q5A Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD18511Q5A	Active	Production	VSONP (DQJ) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18511
CSD18511Q5A.B	Active	Production	VSONP (DQJ) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18511
CSD18511Q5AT	Active	Production	VSONP (DQJ) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18511
CSD18511Q5AT.B	Active	Production	VSONP (DQJ) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18511

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DQJ0008A



PACKAGE OUTLINE

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- Metalized features are supplier options and may not be on the package.
 These dimensions do not include mold flash protrusions or gate burrs.
- 6. These dimensions include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25 mm per side.




DQJ0008A

EXAMPLE BOARD LAYOUT

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

8. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




DQJ0008A

EXAMPLE STENCIL DESIGN

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated