

# CSD18504Q5A 40V N-Channel NexFET™ Power MOSFET

#### 1 Features


- Ultra-low  $Q_g$  and  $Q_{gd}$  Low thermal resistance
- Avalanche rated
- Logic level
- Pb free terminal plating
- RoHS compliant
- Halogen free
- SON 5mm × 6mm plastic package

## 2 Applications


- DC-DC conversion
- Secondary side synchronous rectifier
- Battery motor control

## 3 Description

This 5.3mΩ, SON 5mm × 6mm, 40V NexFET™ power MOSFET is designed to minimize losses in power conversion applications.



**Top View** 



R<sub>DS(on)</sub> vs V<sub>GS</sub>

#### **Product Summary**

| T <sub>A</sub> = 25° | С                               | TYPICAL VA                | UNIT |    |
|----------------------|---------------------------------|---------------------------|------|----|
| V <sub>DS</sub>      | Drain-to-Source Voltage         | 40                        |      |    |
| Qg                   | Gate Charge Total (4.5V)        | 7.7                       |      | nC |
| Q <sub>gd</sub>      | Gate Charge Gate-to-Drain       | 2.4                       |      | nC |
| В                    | Drain-to-Source On-Resistance   | V <sub>GS</sub> = 4.5V    | 7.5  | mΩ |
| R <sub>DS(on)</sub>  | Dialii-lo-Source Oil-Resistance | V <sub>GS</sub> = 10V 5.3 |      | mΩ |
| V <sub>GS(th)</sub>  | Threshold Voltage               | 1.9                       | V    |    |

## Ordering Information (1)


| Device       | Qty  | Media        | Package         | Ship     |
|--------------|------|--------------|-----------------|----------|
| CSD18504Q5A  | 2500 | 13-Inch Reel | SON 5mm × 6mm   | Tape and |
| CSD18504Q5AT | 250  | 7-Inch Reel  | Plastic Package | Reel     |

For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

| T <sub>A</sub> = 2                   | 5°C  | VALUE      | UNIT |
|--------------------------------------|--|------------|------|
| V <sub>DS</sub>                      | Drain-to-Source Voltage  | 40         | V    |
| V <sub>GS</sub>                      | Gate-to-Source Voltage   | ±20        | V    |
|                                      | Continuous Drain Current (Package limited)                                   | 50         |      |
| I <sub>D</sub>                       | Continuous Drain Current (Silicon limited), T <sub>C</sub> = 25°C            | 75         | A    |
|                                      | Continuous Drain Current <sup>(1)</sup>                                      | 15         |      |
| I <sub>DM</sub>                      | Pulsed Drain Current <sup>(2)</sup>  | 275        | Α    |
| P <sub>D</sub>                       | Power Dissipation <sup>(1)</sup>   | 3.1        | w    |
| FD                                   | Power Dissipation, T <sub>C</sub> = 25°C                                     | 77         | "    |
| T <sub>J</sub> ,<br>T <sub>stg</sub> | Operating Junction and<br>Storage Temperature Range                          | -55 to 150 | °C   |
| E <sub>AS</sub>                      | Avalanche Energy, single pulse $I_D = 43A$ , $L = 0.1 mH$ , $R_G = 25\Omega$ | 92         | mJ   |

- Typical  $R_{\theta JA} = 40$ °C/W on a 1-inch<sup>2</sup>, 2oz. Cu pad on a 0.06-inch thick FR4 PCB.
- Max R<sub>θJC</sub> = 2.0 °C/W, pulse duration ≤100μs, duty cycle (2) ≤1%



**Gate Charge** 



# **Table of Contents**

| 1 Features1                         | 5.2 Documentation Support                           |
|-------------------------------------|---|
| 2 Applications1                     | ··  |
| 3 Description1                      | ·   |
| 4 Specifications3                   | ···   |
| 4.1 Electrical Characteristics3     | 5.6 Electrostatic Discharge Caution7                |
| 4.2 Thermal Information3            | <u> </u>  |
| 4.3 Typical MOSFET Characteristics4 | <u>*</u>  |
| <b>7</b> 1                          | 7 Mechanical, Packaging, and Orderable Information9 |



# **4 Specifications**

## **4.1 Electrical Characteristics**

(T<sub>A</sub> = 25°C unless otherwise stated)

|                     | PARAMETER                        | TEST CONDITIONS                               | MIN TYP | MAX  | UNIT |
|---------------------|----------------------------------|---|---------|------|------|
| STATIC              | CHARACTERISTICS                  |   |         |      |      |
| BV <sub>DSS</sub>   | Drain-to-Source Voltage          | V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA  | 40      |      | V    |
| I <sub>DSS</sub>    | Drain-to-Source Leakage Current  | V <sub>GS</sub> = 0V, V <sub>DS</sub> = 32V   |         | 1    | μA   |
| I <sub>GSS</sub>    | Gate-to-Source Leakage Current   | V <sub>DS</sub> = 0V, V <sub>GS</sub> = 20V   |         | 100  | nA   |
| V <sub>GS(th)</sub> | Gate-to-Source Threshold Voltage | $V_{DS} = V_{GS}, I_D = 250 \mu A$            | 1.5 1.9 | 2.4  | V    |
|                     | Dunin to Course On Besistance    | V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 17A  | 7.5     | 9.8  | mΩ   |
| R <sub>DS(on)</sub> | Drain-to-Source On-Resistance    | V <sub>GS</sub> = 10V, I <sub>D</sub> = 17A   | 5.3     | 6.6  | mΩ   |
| 9 <sub>fs</sub>     | Transconductance                 | V <sub>DS</sub> = 20V, I <sub>D</sub> = 17A   | 71      |      | S    |
| DYNAM               | IC CHARACTERISTICS               |   |         | l    |      |
| C <sub>iss</sub>    | Input Capacitance                |   | 1380    | 1656 | pF   |
| C <sub>oss</sub>    | Output Capacitance               | $V_{GS} = 0V, V_{DS} = 20V, f = 1MHz$         | 310     | 372  | pF   |
| C <sub>rss</sub>    | Reverse Transfer Capacitance     |   | 8       | 9.6  | pF   |
| R <sub>G</sub>      | Series Gate Resistance           |   | 1.4     | 2.8  | Ω    |
| Q <sub>g</sub>      | Gate Charge Total (4.5V)         |   | 7.7     | 9.2  | nC   |
| Qg                  | Gate Charge Total (10V)          |   | 16      | 19   |      |
| Q <sub>gd</sub>     | Gate Charge Gate-to-Drain        | V <sub>DS</sub> = 20V, I <sub>D</sub> = 17A   | 2.4     |      | nC   |
| Q <sub>gs</sub>     | Gate Charge Gate-to-Source       |   | 3.2     |      | nC   |
| Q <sub>g(th)</sub>  | Gate Charge at V <sub>th</sub>   |   | 2.2     |      | nC   |
| Q <sub>oss</sub>    | Output Charge                    | V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V   | 21      |      | nC   |
| t <sub>d(on)</sub>  | Turn On Delay Time               |   | 3.2     |      | ns   |
| t <sub>r</sub>      | Rise Time                        | V <sub>DS</sub> = 20V, V <sub>GS</sub> = 10V, | 6.8     |      | ns   |
| t <sub>d(off)</sub> | Turn Off Delay Time              | $I_{DS} = 17A, R_G = 0\Omega$                 | 12      |      | ns   |
| t <sub>f</sub>      | Fall Time                        |   | 2       |      | ns   |
| DIODE (             | CHARACTERISTICS                  |   |         | ·    |      |
| V <sub>SD</sub>     | Diode Forward Voltage            | I <sub>SD</sub> = 17A, V <sub>GS</sub> = 0V   | 0.8     | 1    | V    |
| Q <sub>rr</sub>     | Reverse Recovery Charge          | V <sub>DS</sub> = 20V, I <sub>F</sub> = 17A,  | 39      |      | nC   |
| t <sub>rr</sub>     | Reverse Recovery Time            | di/dt = 300A/μs                               | 28      |      | ns   |

### 4.2 Thermal Information


(T<sub>A</sub> = 25°C unless otherwise stated)

|                 | THERMAL METRIC  | MIN | TYP | MAX | UNIT |
|-----------------|---|-----|-----|-----|------|
| $R_{\theta JC}$ | Junction-to-Case Thermal Resistance <sup>(1)</sup>        |     |     | 2.0 | °C/W |
| $R_{\theta JA}$ | Junction-to-Ambient Thermal Resistance <sup>(1)</sup> (2) |     |     | 50  | C/VV |


R<sub>θJC</sub> is determined with the device mounted on a 1-inch² (6.45cm²), 2oz. (0.071mm thick) Cu pad on a 1.5-inches × 1.5-inches (3.81cm × 3.81cm), 0.06-inch (1.52mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.

<sup>(2)</sup> Device mounted on FR4 material with 1-inch² (6.45cm²), 2oz. (0.071mm thick) Cu.






$$\label{eq:maxRejA} \begin{split} \text{Max R}_{\text{\thetaJA}} &= 50^{\circ}\text{C/W} \\ \text{when mounted on 1 inch}^2 \\ (6.45\text{cm}^2) \text{ of} \\ \text{2oz. } (0.071\text{mm thick}) \text{ Cu.} \end{split}$$



Max  $R_{\theta JA}$  = 125°C/W when mounted on a minimum pad area of 2oz. (0.071mm thick) Cu.


# **4.3 Typical MOSFET Characteristics**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated







Figure 4-3. Transfer Characteristics







Figure 4-4. Gate Charge

Figure 4-5. Capacitance







Figure 4-6. Threshold Voltage vs Temperature

Figure 4-7. On-State Resistance vs Gate-to-Source Voltage





## 5 Device and Documentation Support

### 5.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **5.2 Documentation Support**

#### 5.2.1 Related Documentation

### 5.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 5.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 5.5 Trademarks

NexFET<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 5.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 5.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# **6 Revision History**

| Changes from Revision E (August 2014) to Revision F (January 2025)   | Page                        |
|--|-----------------------------|
| <ul> <li>Updated the numbering format for tables, figures, and cross-references through</li> </ul>   | hout the document1          |
|  |                             |
| Changes from Revision D (August 2014) to Revision E (August 2014)  | Page                        |
| <ul> <li>Increased pulsed current to 275A</li> </ul>   | 1                           |
| Updated the SOA in Figure 4-10   | 4                           |
| Changes from Revision C (May 2013) to Revision D (August 2014)   | Page                        |
| Added 7-inch reel to Ordering Information table  | 1                           |
| <ul> <li>Added parameter for power dissipation with case temperature held to 25°C</li> </ul>   |                             |
| Updated pulsed current conditions  |                             |
| • Updated Figure 4-1 to a normalized R <sub>θJC</sub> curve  |                             |
|  |                             |
| Changes from Revision B (November 2012) to Revision C (May 2013)   | Page                        |
| Updated Mechanical stencil   | 9                           |
| Changes from Revision A (October 2012) to Revision B (November 2012)   | Page                        |
| Changed the R <sub>DS(on)</sub> vs V <sub>GS</sub> and Gate Charge graphs  | 1                           |
| • Changed R <sub>0JA</sub> Max value From: 51 To: 50°C/W   | 3                           |
| Changed the Typical MOSFET Characteristics section   |                             |
| Changes from Povision * / June 2012) to Povision A (October 2012)  | Paga                        |
| Changes from Revision * (June 2012) to Revision A (October 2012)  Changed the Transconductance TYP value From: 63S To: 71S   | Page                        |
| <ul> <li>Changed the Transconductance TYP value From: 635 To: 715</li> <li>Changed the Turn On and Turn Off Delay Time, Rise and Fall Time Test Condition</li> </ul> | tions From: I = = 170 P = = |
| $2\Omega$ To: $I_{DS}$ = 17A, $R_{G}$ = $0\Omega$  |                             |
| <ul> <li>Changed the Q<sub>rr</sub> Reverse Recovery Charge TYP value From: 18nC To: 39nC</li> </ul>   |                             |

Product Folder Links: CSD18504Q5A



# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package   Pins  | Package qty   Carrier | RoHS        | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|-------------|-------------------------------|----------------------------|--------------|------------------|
|                       |        |               |                 |                       |             | (4)                           | (5)                        |              |                  |
| CSD18504Q5A           | Active | Production    | VSONP (DQJ)   8 | 2500   LARGE T&R      | ROHS Exempt | SN                            | Level-1-260C-UNLIM         | -55 to 150   | CSD18504         |
| CSD18504Q5A.B         | Active | Production    | VSONP (DQJ)   8 | 2500   LARGE T&R      | ROHS Exempt | SN                            | Level-1-260C-UNLIM         | -55 to 150   | CSD18504         |
| CSD18504Q5AT          | Active | Production    | VSONP (DQJ)   8 | 250   SMALL T&R       | ROHS Exempt | SN                            | Level-1-260C-UNLIM         | -55 to 150   | CSD18504         |
| CSD18504Q5AT.B        | Active | Production    | VSONP (DQJ)   8 | 250   SMALL T&R       | ROHS Exempt | SN                            | Level-1-260C-UNLIM         | -55 to 150   | CSD18504         |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jan-2025

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


| Device       | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CSD18504Q5A  | VSONP           | DQJ                | 8 | 2500 | 330.0                    | 12.4                     | 6.3        | 5.3        | 1.2        | 8.0        | 12.0      | Q1               |
| CSD18504Q5AT | VSONP           | DQJ                | 8 | 250  | 180.0                    | 12.4                     | 6.3        | 5.3        | 1.2        | 8.0        | 12.0      | Q1               |

www.ti.com 10-Jan-2025




### \*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CSD18504Q5A  | VSONP        | DQJ             | 8    | 2500 | 340.0       | 340.0      | 38.0        |
| CSD18504Q5AT | VSONP        | DQJ             | 8    | 250  | 190.0       | 190.0      | 30.0        |



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- Metalized features are supplier options and may not be on the package.
   These dimensions do not include mold flash protrusions or gate burrs.
- 6. These dimensions include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25 mm per side.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated